| Blog Icon | Blog Title | |
|---|---|---|
|
Maximizing Data Conversion Efficiency: A Deep Dive Into the Achronix JESD204C Solution– Scott Schweitzer, Director of SmartNIC Product PlanningDiscover Achronix's cutting-edge JESD204C solutions on Speedster7t FPGAs, offering high-speed data converter interfaces for your custom ADC/DAC designs. Learn about increased lane rates, robust links, and more. Request a free demo now! |
> |
|
Learning to Share - Embedded FPGA Timing Closure– Alok Sanghavi,Sr. Marketing ManagerWhen we start school as young children, one of the first lessons we learn is how to share (followed quickly by not running with scissors). As our Sr. Director of Systems Engineering, Kent Orthner, discussed at DAC this past June, sharing is also key when it comes to closing timing with embedded FPGAs (eFPGAs). With an eFPGA such as Speedcore IP, the task of closing timing is owned by two people: the ASIC designer, responsible for the design in the host ASIC, and the FPGA designer, responsible for the design targeting the FPGA. |
> |
|
Insights from the Next FPGA Platform Event– Manoj Roge,VP of Strategic Planning & Business DevelopmentIt was exciting to participate in the Next FPGA Platform on January 22nd at the Glasshouse in San Jose. I found it was particularly exciting to have Achronix share in a panel discussion with Xilinx and Intel. The Next Platform co-editors Nicole Hemsoth and Timothy Prickett Morgan did a great job in interviewing experts from FPGA ecosystem with insightful questions. The best part of Next Platform events is their format, where they keep marketing pitches to minimum with no presentations, just discussions. I will summarize a few insights and observations from the event. |
> |
|
Increase Performance Using an FPGA with 2D NoC– Huang Lun,Sr. Field Applications EngineerAchronix Speedster7t FPGAs feature a revolutionary new two-dimensional network on chip (NoC), which provides >20 Tbps ultra-high bandwidth connectivity to external high-speed interfaces and for routing data within the programmable logic fabric. The NoC is structured as a series of rows and columns spread across the Speedster7t FPGA fabric. Each row or column has two 256-bit data paths using industry standard AXI data format, which support 512 Gbps data rates. |
> |
|
How to Select the Right eFPGA IP Technology Partner– Bob Siller,Director, Product MarketingAn eFPGA is a licensable FPGA IP core that can be embedded into a custom ASIC or SoC just like any other licensable silicon IP core. In evaluating eFPGA IP technology providers, it is important to look at critical factors to help determine if the solution is best for your application. |
> |
|
How to Meet Self-Driving Automotive Design Goals Part 2– Manoj Roge,VP of Strategic Planning & Business DevelopmentToday, the advanced driver-assistance systems (ADAS) processor market is growing by more than 25% per year. This growth is driven by the migration of ADAS features – including automatic emergency braking, lane-changing assist, and adaptive cruise-control functions – from luxury vehicles to midrange and even entry-level vehicles. ADAS features will be almost universal by the middle of the next decade. |
> |
|
How to Meet Self-Driving Automotive Design Goals Part 1– Manoj Roge,Vice President and Chief TechnologistAchronix anticipates that the favored self-driving architecture of the future will be increasingly decentralized. However, both the centralized and decentralized architectural design approaches will require hardware acceleration in the form of far more lookaside coprocessing than is currently realized. |
> |
|
How Big Should your eFPGA be? Here are Some Hints.– Volkan Oktem,Sr. Director of ApplicationOnce you’ve made the correct decision to add Speedcore eFPGA IP to your ASIC or SoC design, the next question you’ll need to answer is how large to make the eFPGA. That’s a multi-dimensional question because Speedcore eFPGAs contain many types of blocks including: |
> |
|
Frost & Sullivan Recognizes Achronix Technology with a 2022 Innovation Award– Alexandra Saavedra,Demand Generation ManagerThis year, our hard work and contributions to the industry have been recognized by Frost & Sullivan, who awarded us their 2022 North American New Product Innovation Award in the semiconductor industry for the second time since 2020. After a rigorous analytical process involving a detailed evaluation of each nominated company, Frost & Sullivan found Achronix to uniquely excel in many of the criteria in the semiconductor space. |
> |
|
FPGAs in the 2020s – The New Old Thing– Bob SIller,Director, Product MarketingFPGAs are the new old thing in semiconductors today. Even though FPGAs are 35 years old, the next decade represents a growth opportunity that hasn’t been seen since the early 1990s. Why is this happening now? |
> |
