Video Title Published Date

Achronix Speedster7t FPGA 400G Lab Demo

Live demonstration of Speedster7t 1500 running 400G Ethernet traffic on the VectorPath accelerator card.

BittWare S7t-VG6 VectorPath PCIe Accelerator Card

Learn about the S7t-VG6 VectorPath PCIe accelerator card from BittWare featuring the Achronix Speedster7t FPGA.

Achronix Speedcore eFPGA IP Overview

Overview of Achronix Speedcore eFPGA IP which is an FPGA IP core that can be embedded into a custom ASIC or SoC device.

Achronix Speedster7t FPGA Overview

Overview of features and capabilities of Speedster7t FPGA from Achronix. 2D NoC, machine learning processors, high-performance I/O and GDDR6 memory interfaces.

Achronix Chief Technologist, Raymond Nijssen, at Next AI Platform Virtual Event

Achronix’s Vice President and Chief Technologist, Raymond Nijssen, is featured in an in-depth interview “Stable Devices, Long Roadmaps: The FPGA Path to Datacenter Inference.” The Next AI Platform virtual event featured live technical interviews and panels with preeminent leaders in the in the artificial intelligence (AI) high-end infrastructure space.

The Most Exciting Time in the FPGA Industry

Steve Mensor, VP of Sales and Marketing, discusses why this is the most exciting time in the FPGA industry over the past 30 years. He provides an Achronix business update on Speedster7t FPGAs and Speedcore eFPGA IP and the growing opportunities across a wide range of high-performance applications.

Not All FPGAs Need to Be Discrete

Exclusive interview with marketing VP, Steve Mensor by Next Platform, talking about our unique approach to FPGA architecture and its suitability for evolving applications.

Achronix Demonstrates Silicon Validation Device with 112 Gbps SerDes

Achronix has completed testing and is now demonstrating the 112 Gbps SerDes that will be used in its next- generation FPGAs devices. Fabricated on TSMC’s 7nm FinFET process technology, these 112 Gbps SerDes blocks provide true multi-standard support for a wide range of digital serial communications standards with data rates ranging from 1 Gbps to 112 Gbps.

Achronix Speedcore Gen4 eFPGA IP for AI/ML and Networking Hardware Acceleration

Steve Mensor, VP of Marketing at Achronix previews the coming announcement of the next-generation Speedcore architecture.

Steve Mensor at ArmTechCon 2018

Steve Mensor presents at ArmTechCon 2018. Topic: “Accelerate your Arm-based SoC with Speedcore eFPGA IP”

Robert Blake at the CASPA 2018 Annual Conference

Robert Blake presenting at the CASPA 2018 Annual Conference. Topic: "Addressing AI/ML Hardware Challenges."

Embedded Computing Design Interview with Steve Mensor at Arm TechCon 2018

Brandon Lewis, Editor-in-Chief of Embedded Computing Design sits down with Achronix VP of Marketing, Steve Mensor, to discuss how to deal the growing volume of data that will require to be processed to drive the next wave of AI applications.

eFPGA vs. FPGA Design Methodologies

Namit Varma, senior director of Achronix’s India Technology Center, discusses the differences between discrete and embedded FPGAs.

How to Time an eFPGA, and What Can Go Wrong

Namit Varma, senior director of Achronix’s India Technology Center, explains how to time an eFPGA, what can go wrong, what are the different clocking scenarios, and what impact variation has on the process.

Learning to Share – Embedded FPGA Timing Closure

Achronix Systems Architect, Kent Orthner, speaking at DAC 2018 in San Francisco.

Increase Performance, Reduce Die Size with Speedcore eFPGA Custom Blocks Flow

Achronix Vice President of Marketing, Steve Mensor, speaking at DAC 2018 in San Francisco.