Blog Posts

Archives:
  • 2017
  • Closing Timing with Speedcore eFPGAs Made Easy August 3, 2017 by Volkan Oktem

    Speedcore eFPGAs are embeddable IP that include look-up tables, memories, and DSP building blocks, allowing designers to add a programmable logic fabric to their SoC. The Speedcore IP can be configured to any size as dictated by the end application. The SoC supplier defines the number of LUTs, memory resources, and DSP64 blocks for their Speedcore instance. A short time later, Achronix delivers the IP as a GDS plus supporting libraries, models and documentation. Once this custom Speedcore block is embedded in the SoC, the end user can use the Achronix CAD Environment (ACE) design tools which are traditional FPGA design tools and workflows to …

    Achronix FPGAs and NIC-based Data Center Acceleration August 1, 2017 by Steve Mensor

    The data center market, as many would observe, is now a major commercial sweet spot for the tech sector, with positive revenue growth; a hotbed for innovation. But the industry has a number of hurdles. Data centers now have to deal with oceans of unstructured data. Over the years data centers have moved away from custom to commodity hardware in order to maintain scalability, redundancy and low costs, while achieving appropriately high port counts, low power consumption and high performance. Flexibility is critical because every task is different. The widespread adoption of Intel’s x86 Xeon CPUs was a step in the right direction. These have …

    Who’s Who in the Zoo June 28, 2017 by Steve Mensor

    While the concept of eFPGA IP is fairly straightforward, the number of parties involved and their responsibilities may not be clear at the outset. It is the very programmable nature of an eFPGA that can cause confusion of who is responsible for what. With a standalone FPGA, there are three parties involved: the FPGA vendor, the foundry and the end user. The relationships between each are straightforward and well understood. Communication happens between the FPGA vendor and its foundry, but not between the end user and the foundry. The FPGA vendor communicates directly with the end user, delivering design tools and silicon. With an eFPGA, …

    Back to Basics: A Layman’s Introduction to the eFPGA June 13, 2017 by Alok Sanghavi

    To answer the question of what an embedded field programmable gate array (eFPGA) is, we first have to answer the question of what is an FPGA What is an FPGA? Consider the following two device types: A dedicated, hard-wired application-specific integrated circuit (ASIC): For the sake of illustration, think of this as a single-purpose chip that is maximally efficient (in terms of speed, power and size), but is unable to turn its hand to anything other than the single task (or very narrow range of tasks) for which it was designed. As an example, you’d probably find a tiny one of these in your Bluetooth headphones, …

    Embedded FPGA – The Ultimate Accelerator May 10, 2017 by Kent Orthner

    What is an Embedded FPGA? An embedded FPGA (eFPGA) is an IP core that you integrate into your ASIC or SoC to get the benefits of programmable logic without the cost, but with better latency, throughput, and power characteristics. With an eFPGA, you define the quantity of look-up-tables (LUTs), registers, embedded memory, and DSP blocks. You can also control the aspect ratio, number of I/O ports, making tradeoffs between power and performance. Achronix delivers a GDS II representation of the Speedcore IP that you can integrate directly into your SoC or ASIC. We also provide you with a custom, full-featured version of our ACE design tools, …