Speedster7t Clock and Reset Architecture User Guide (UG083)

This document explains the architecture of the different clock networks in a Speedster7t FPGA and and provides information on how to use the clocks.