The Speedster7t FPGA family provides multiple GDDR6 subsystems enabling full utilization of the high-bandwidth efficiency of these interfaces. This guide provides the details for implementing the GDDR6 IP in custom designs.
Version
3.1
Released Date
2024-09-03