Filter View: [tech talk] [interview] [demo] [speedcore] [5G] [Via Santa Clara Weekly] [speedchip] [FPGA chiplets] [DAC] [Semiconductor Engineering] [eFPGA] [Arm TechCon] [CASPA] [SerDes] [Alphawave] [training]
eFPGA vs. FPGA Design Methodologies

Namit Varma, senior director of Achronix’s India Technology Center, discusses the differences between discrete and embedded FPGAs.

Released: 10/05/2018 - Tags: [tech talk] [speedcore] [Semiconductor Engineering]

How to Time an eFPGA, and What Can Go Wrong

Namit Varma, senior director of Achronix’s India Technology Center, explains how to time an eFPGA, what can go wrong, what are the different clocking scenarios, and what impact variation has on the process.

Released: 8/02/2018 - Tags: [tech talk] [speedcore]

From 40-500 MHz eFPGA to FPGA Chiplet Solution

Design and Reuse interview with Steve Mensor, VP of Marketing, at DAC 2018, San Francisco, CA; June 24-28th.

Released: 6/28/2018 - Tags: [interview] [speedchip] [FPGA chiplets] [DAC]

How to Program an eFPGA

Kent Orthner, system architect at Achronix, talks with Semiconductor Engineering about how to program an embedded FPGA and what’s different for ASIC engineers.

Released: 11/02/2017 - Tags: [tech talk]

eFPGA Verification: How Embedded FPGAs Compare to a Discrete FPGAs and ASICs.

Chris Pelosi, vice president of hardware engineering at Achronix, talks with Semiconductor Engineering about how to verify an embedded FPGA, and how that compares with verification of discrete FPGAs and ASICs.

Released: 10/05/2017 - Tags: [tech talk]