

---

# Speedster7t Pin Connectivity User Guide (UG084)

***Speedster FPGAs***

---

**Preliminary Data**



## Copyrights, Trademarks and Disclaimers

---

Copyright © 2020 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at <http://www.achronix.com/legal>.

### Preliminary Data

This document contains preliminary information and is subject to change without notice. Information provided herein is based on internal engineering specifications and/or initial characterization data.

### Achronix Semiconductor Corporation

2903 Bunker Hill Lane  
Santa Clara, CA 95054  
USA

Website: [www.achronix.com](http://www.achronix.com)  
E-mail : [info@achronix.com](mailto:info@achronix.com)

# Table of Contents

---

Chapter - 1: Introduction ..... 5

Chapter - 2: Pin List and Connection Guidelines ..... 6

Chapter - 3: Supporting Tables ..... 14

Revision History ..... 16



## Chapter - 1: Introduction

---

This user guide lists each of the I/O pin groups available in the Speedster®7t 7t1500 device, their functionality and recommended connection guidelines. Refer to the [Speedster7t Power User Guide \(UG087\)](#) for a detailed description of the power and ground pins.

## Chapter - 2: Pin List and Connection Guidelines

**Table 1: Pin List**

Pin Name	Type	Description and Connection Guidelines
<b>Clock I/O Interface</b>		
CLKIO_NE_MSIO_[N/P]	Input/Output	A group of two clock buffers in each corner of the device that can be used either as a single pseudo-differential clock I/O or two single-ended clock I/O. The supported voltage levels are 1.5V and 1.8V. If these I/O are not used as clock buffers, they can be used only as reset inputs. <sup>(1)</sup> The maximum input and output clock frequency for MSIO pins is 500 MHz.
CLKIO_NW_MSIO_[N/P]		
CLKIO_SE_MSIO_[N/P]		
CLKIO_SW_MSIO_[N/P]		
CLKIO_NE_MSIO_ZCAL	Input	Impedance calibration inputs, one for each CLKIO bank. Common for both on-die termination and output drivers. <sup>(11)</sup>
CLKIO_NW_MSIO_ZCAL		
CLKIO_SE_MSIO_ZCAL		
CLKIO_SW_MSIO_ZCAL		
CLKIO_NE_REFIO_[N/P]_0	Input/Output	A set of eight differential reference clock input/output pairs, two pairs in each corner of the device. <sup>(1)</sup> If these pairs are not used as clock buffers, each REFIO pair can receive up to two reset inputs. The REFIO supports the following configurations: <ul style="list-style-type: none"> <li>Differential LVCMOS_18 and LVCMOS_15, LVDS_18 and LVDS_15 and LVPECL, up to an input frequency of 600 MHz when supplied as the input reference clock to the PLL and in internal PLL bypass mode. In external PLL bypass mode, the maximum input frequency is up to 1 GHz.</li> <li>As outputs, the REFIO interfaces can clock up to 1GHz.</li> </ul> <div style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p><b>Note</b></p> <p>The LVPECL I/O must be AC coupled on the board, i.e., use DC blocking caps between the clock source and the FPGA.</p> </div>
CLKIO_NE_REFIO_[N/P]_1		
CLKIO_NW_REFIO_[N/P]_0		
CLKIO_NW_REFIO_[N/P]_1		
CLKIO_SE_REFIO_[N/P]_0		
CLKIO_SE_REFIO_[N/P]_1		
CLKIO_SW_REFIO_[N/P]_0		
CLKIO_SW_REFIO_[N/P]_1		
CLKIO_NE_VREF	Input	Optional external reference voltage supply to the CLKIO, typically set to CLKIO*_VDDIO/2 when supplied externally. When this voltage is internally supplied by the CLKIO macro, these pins should be connected to ground.
CLKIO_NW_VREF		
CLKIO_SE_VREF		
CLKIO_SW_VREF		
<b>IEEE1149.1/1149.6 JTAG Interface<sup>(10)</sup></b>		
JTAG_TCK	Input	Dedicated test clock used to advance the TAP controller and clock in data on the TDI input and out on the TDO output. The maximum frequency for TCK is 25 MHz.

Pin Name	Type	Description and Connection Guidelines
JTAG_TDI	Input	Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock (TCK).
JTAG_TDO	Output	Serial output for data from the test logic. TDO is set to an inactive drive state (high impedance) when data scanning is not in progress. TDO drives out valid data on the falling edge of the TCK input.
JTAG_TMS	Input	Test mode select (TMS) input controlling the test access port (TAP) controller state machine transitions. This input is captured on the rising edge of the test logic clock (TCK).
JTAG_TRSTN	Input	Active-low reset input used to initialize the TAP controller.
<b>Configuration Interface</b>		
FCU_CONFIG_BYPASS_CLEAR	Input	Active-high input pin to bypass configuration memory clear during device initialization. This input should be tied to GND if not used. <sup>(2)</sup>
FCU_CONFIG_CLKSEL	Input	Pin controlling whether the FPGA configuration unit (FCU) clock is sourced from the TCK input or the CPU_CLK input (see <a href="#">Table 2: FCU Configuration Clock Selection</a> ). (see <a href="#">page 14</a> ) The pin should be connected to a configurable input such as a DIP switch to toggle between modes of operation for debug. If this is not possible or desired, tie this signal to 1.8V (FCU_CB_VDDIO) or GND based on the desired clock for configuration mode. <sup>(2)</sup>
FCU_CONFIG_ERR_ENC[2:0]	Output	Active-high output pins highlighting the presence of CRC, scrubbing or other errors in the bitstream during device programming. If asserted, it continues to stay high. In which case, expect that configuration loading never completes, and user mode is never entered (see <a href="#">Table 3: Error Output Pins</a> ). (see <a href="#">page 14</a> ) Connect these pins directly to an error indicator.
FCU_CONFIG_DONE	Input/Output <sup>(14)</sup>	Active-high, open-drain Configuration Done output signal indicating that bitstream loading completed successfully and that the device is ready to enter user mode. When high, the signal remains asserted until the FCU is power cycled or reset for a re-initialization sequence. If a device configuration error occurs, the CONFIG_DONE output remains low. Holding this pin low on the board must be used to synchronize the start-up of multiple devices. In addition, this pin must be tied high (even if not externally driven) as the FCU only proceeds if a high value is seen on this pin. The recommended minimum pull-up impedance is 68Ω. Recommended IO standard is SSTL-18.
FCU_CONFIG_MODESEL_[3:0]	Input	Configuration mode selection inputs to define the FCU mode of operation (see <a href="#">Table 4: FCU Mode Selection</a> ). (see <a href="#">page 14</a> ) Should be connected to configurable inputs, such as DIP switches, to toggle between modes of operation for debug. If this is not possible or desired based on the configuration scheme, these pins should be tied to either FCU_CB_VDDIO or GND using a pull-up /pull-down resistor. <sup>(2)</sup> Recommended IO standard is SSTL-18 and the recommended resistor value is 68Ω.

Pin Name	Type	Description and Connection Guidelines
FCU_PARTIAL_CONFIG_DONE	Input/Output	Active-high, open-drain Configuration Done output signal indicating that bitstream loading completed successfully for partial reconfiguration of the device, and that the device is ready to enter user mode. Connect this output directly to an indicator LED or configuration controller. In addition, this pin must be tied high (even if not externally driven) as the FCU only proceeds if a high value is seen on this pin. The recommended minimum pull-up impedance is 68Ω. Recommended IO standard is SSTL-18.
FCU_CONFIG_RSTN	Input	Asynchronous active-low reset input clearing the configuration memory in the device and the logic in the FCU. <sup>(3)</sup> This pin must be held low, and cannot glitch during device power-up. All other input pins need to be stable when <code>i_config_rstn</code> is ready to be released after power-up. The recommended minimum pull-up impedance is 68Ω. Recommended IO standard is SSTL-18.
FCU_STRAP[2:0]	Input	Test mode input pins. When <code>FCU_STRAP[0]</code> is 0, FCU is in functional mode and when <code>FCU_STRAP[0]</code> is 1, <code>FCU_CPU_CSN</code> is gated and only controllable via test logic. These pins must be enabled with a provision to connect pull-down resistors in order to drive the appropriate input value.
FCU_STAP_SEL	Input	When asserted high, this signal enables the JTAG interface pins to be directly connected to the JTAG controller in the SerDes PMA blocks allowing for SerDes configuration, debug and performance monitoring directly from the JTAG interface. For bitstream download and design debug using the JTAG interface, this pin must be held low. For SerDes PMA debug only mode, this pin must be held high. <sup>(2)</sup>  This input must be connected to a configurable input, such as a DIP switch, to toggle between modes of operation for debug. The recommended minimum pull-down impedance is 68Ω and IO standard is SSTL-18. If this pin is not used then it should be tied to GND using a pull-down resistor.
FCU_CONFIG_STATUS	Input/Output <sup>(14)</sup>	Active-high configuration status open-drain output signal indicating that the FCU has completed initial start-up, has cleared the CMEM and is awaiting FCU commands for bitstream programming. When high, the signal remains asserted until the FCU is power cycled, reset for a re-initialization sequence, or a CRC error is seen during bitstream load. The recommended minimum pull-down impedance is 68Ω and IO standard is SSTL-18.
FCU_CONFIG_SYSCLK_BYPASS	Input	Active-high setting to bypass configuration system clock. Along with <code>CFG_CLKSEL</code> , this setting allows for clock selection during programming (see <a href="#">Table 2: FCU Configuration Clock Selection</a> (see <a href="#">page 14</a> )). This input should be connected to a configurable input, such as a DIP switch, to toggle between modes of operation for debug. If this is not possible or desired, tie this pin to 1.8V ( <code>FCU_CB_VDDIO</code> ) or GND based on the desired clock for the configuration mode. <sup>(2)</sup> The recommended minimum pull-down impedance is 68Ω and IO standard is SSTL-18.
FCU_CONFIG_USER_MODE	Output	Active-high output indicating that the device has transitioned into user mode. When high, the signal remains asserted until the FCU is power cycled or reset for a re-initialization sequence. This signal is not an open drain output. Therefore, it can be connected directly to an indicator LED or configuration controller.



Pin Name	Type	Description and Connection Guidelines
FCU_CPU_CLK	Input	Input clock from an external CPU. The data/address bus is synchronous to this clock. If the CPU_CLK is not used to source the FCU clock, then this pin should be tied to GND.
FCU_CPU_CSN	Input	Active-low CPU mode chip select. Connect the CSN pin directly to the configuration controller. If this pin is not used, it should be connected to a pull-up resistor. Recommended resistor value is 68Ω.
FCU_CPU_DQ_IN_OUT[31:0]	Input/Output	Data input/output pins shared between the CPU and flash interfaces. The CPU interface is inaccessible when flash mode is in use and vice-versa. If any pins are unused based on the configuration, they should be connected to weak pull-up resistors. <sup>(3)</sup>
FCU_CPU_DQ_VALID	Output	Active-high control bit to indicate to the CPU the clock cycles when the CPU_DQ bus has valid read-back data. Synchronous to FCU_CPU_CLK. <sup>(3)</sup>
FCU_LOCK	Output	Active-high status bit to indicate the FCU lock/unlock status. <sup>(3)</sup>
FCU_STATUS[1:0]	Output	FCU status bits showing the FCU state. Bits are detailed in <a href="#">Table5: FCU_STATUS Bits. (see page 15)</a> <sup>(3)</sup>
FCU_FLASH_CSN_[3:0]	Output	Active-low chip select to enable/disable one or more of the attached flash memory devices: <ul style="list-style-type: none"> <li>For ×1 mode, only CSN[0] is used. Unused CSN[3:1] pins must be tied high.</li> <li>For ×4 mode, connect each CSN[3:0] to a flash device. Connect all four to the individual signals of serial flash devices.</li> </ul>
FCU_FLASH_HOLDN	Output	Active-low hold output to flash memory device(s). This signal is used to pause serial communications between the FPGA and the flash device without deselecting the device or stopping the serial clock. Synchronous to FLASH_SCK. <sup>(3)</sup>
FCU_FLASH_SCK	Output	Clock output from the FCU to the flash memory device(s). Connect this clock directly to the flash device(s).
FCU_OSC_CLK	Output	This clock is internally generated from a ring oscillator. For debug purposes, it can be bypassed, and the external clock CPU_CLK can be used. <sup>(3)</sup>
<b>General Purpose I/O Interface</b>		
GPIO_[N0/S0]_BYTE[2:0]_VREF	Input	Optional external reference voltage supply to the GPIO. This supply is typically connected to GPIO_VDDIO/2 when supplied externally. When this voltage is supplied internally by the MSIO macro, these pins should be connected to ground.
GPIO_[N0/S0]_ZCAL	Input	Impedance calibration input, one for each GPIO bank, common for both on-die termination and output driver. <sup>(11)</sup>
GPIO_[N0/S0]_BYTE[1:0]_BIT_[11:0]	Input/Output	Single-ended GPIO ports that support multiple I/O standards at multiple voltages. Bytes 0 and 1 contain a group of 12 I/O pins out of which ten are dedicated to data and two are dedicated to clock.

Pin Name	Type	Description and Connection Guidelines
GPIO_[N0/S0]_BYTE2_BIT_[7:0]		Byte 2 has a group of 8 I/O pins out of which six are dedicated to data and two are dedicated to clock. Pseudo-differential pairs can be built using two adjacent buffers. <sup>(1)</sup>
<b>SerDes</b>		
<b>PCIe_x16</b>		
SRDS_N03_ATEST	Output	High-impedance output pin to probe/force internal analog nodes during system bring-up. <sup>(13)</sup>
SRDS_N[3:0]_REFCLK_[N/P]	Input	SerDes reference clock supplied from either a single-ended or differential external source. There is a single differential pair for each quad. Each SerDes quad has a common reference clock. <sup>(6,12)</sup>
SRDS_N[3:0]_RX_[N/P][3:0]	Input	Receive differential inputs to the SerDes. There is one differential pair per each lane. <sup>(5)</sup>
SRDS_N[3:0]_TX_[N/P][3:0]	Output	Transmit differential outputs from the SerDes. There is one differential pair per each lane. <sup>(4)</sup>
<b>Ethernet</b>		
SRDS_N47_ATEST	Output	High-impedance output pin to probe/force internal analog nodes during system bring-up. <sup>(13)</sup>
SRDS_N[5:4]_REFCLK_[N/P]	Input	SerDes reference clock supplied from either a single-ended or differential external source. There is a single differential pair for each quad. <sup>(6,12)</sup>
SRDS_N[5:4]_RX_[N/P][3:0]	Input	Receive differential inputs to the SerDes. There is one differential pair per each lane. <sup>(5)</sup>
SRDS_N[5:4]_TX_[N/P][3:0]	Output	Transmit differential outputs from the SerDes. There is one differential pair per each lane. <sup>(4)</sup>
<b>Shared PCIe_x8 and Ethernet</b>		
SRDS_N[7:6]_REFCLK_[N/P]	Input	SerDes reference clock supplied from either a single-ended or differential external source. There is one differential pair for each quad. <sup>(6)</sup> If the SerDes is configured to be in PCIe-compliant x8 mode, the reference clocks for all 8 SerDes lanes need to be connected. If SerDes is configured to operate as non-PCIe compliant x4 mode, the unused lanes' clocks should be tied to their own individual GND via an optional 50Ω ±1% termination resistor.
SRDS_N[7:6]_RX_[N/P][3:0]	Input	Receive differential inputs to the SerDes. There is one differential pair per each lane. <sup>(5)</sup>
SRDS_N[7:6]_TX_[N/P][3:0]	Output	Transmit differential outputs from the SerDes. There is one differential pair per each lane. <sup>(4)</sup>
<b>Miscellaneous</b>		

Pin Name	Type	Description and Connection Guidelines
TS_AN_IO_[1:0]	Input/Output	Analog I/O pins used for test access and calibration. These pins are used for internal temperature calibration purposes only. Leave unconnected.
<b>DDR4<sup>(9)</sup></b>		
DDR4_S0_A17	Output	Address input to the SDRAM (used in the ×4 configuration only). <sup>(7)</sup>
DDR4_S0_ACT_N	Output	Active-low ACTIVATE command to the SDRAM. <sup>(7)</sup>
DDR4_S0_A_[13:0]	Output	Bank address inputs to the SDRAM. <sup>(7)</sup>
DDR4_S0_BA_[1:0]	Output	Bank select Inputs to the SDRAM. <sup>(7)</sup>
DDR4_S0_BG_[1:0]	Output	Bank group inputs to the SDRAM. <sup>(7)</sup>
DDR4_S0_BP_ALERT_N	Input/Output	I/O signal driven by the DDR4 SDRAM to signal to the host controller when the SDRAM detects an error on the DDR interface, or it is a signal driven by the host controller to the SDRAM during connectivity test mode. <sup>(7)</sup>
DDR4_S0_BP_MEMRESET_L	Output	Active-low memory reset signal to external SDRAM. <sup>(7)</sup>
DDR4_S0_BP_VREF	Input/Output	Reference voltage to external SDRAM. <sup>(7)</sup>
DDR4_S0_BP_ZN	Output	External calibration reference resistor. Supported calibration resistor values are 40Ω, 120Ω and 240Ω ±1%.
DDR4_S0_CAS_N	Output	Active-low column address select signal to external SDRAM. When ACT_N and CS_N are low, these outputs are interpreted as column address bits. When ACT_N is high, these outputs are interpreted as command pins to indicate READ, WRITE or other commands. <sup>(7)</sup>
DDR4_S0_CID_[2:0]	Output	Chip ID select for stacked components. <sup>(7)</sup>
DDR4_S0_CKE_[3:0]	Output	SDRAM clock enable control signal. <sup>(7)</sup>
DDR4_S0_CK_[N/P]_[3:0]	Output	Differential clock inputs to the SDRAM. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_T and the negative edge of CK_C. <sup>(7)</sup>
DDR4_S0_CS_N_[3:0]	Output	Active-low chip select signals to external SDRAM. All commands are masked when CS_n is registered high. CS_N provides external rank selection on systems with multiple ranks. <sup>(7)</sup>
DDR4_S0_UDQS_N_[8:0]	Input/Output	Data mask and data bus inversion signals to the SDRAM. <sup>(7)</sup>
DDR4_S0_DQ_[8:0]_[7:0]	Input/Output	SDRAM data bus. <sup>(7)</sup>
DDR4_S0_LDQS_[N/P]_[8:0]	Input/Output	SDRAM data strobe signals. <sup>(7)</sup>

## Speedster7t Pin Connectivity User Guide (UG084)

Pin Name	Type	Description and Connection Guidelines
DDR4_S0_ODT_[3:0]	Output	SDRAM on-die termination control signal. ODT resistances can be configured to one of these values pulled up to DDR4_S0_VDDQ: open, 240, 120, 80, 60, 48 and 40 (refer to SDRAM device datasheet). <sup>(7)</sup>
DDR4_S0_PAR	Output	Command/address parity input to the SDRAM. <sup>(7)</sup>
DDR4_S0_RAS_N	Output	Active-low row address select signal to external SDRAM. When ACT_N and CS_N are low, these outputs are interpreted as row address bits. When ACT_N is high, these outputs are interpreted as command pins to indicate READ, WRITE or other commands. <sup>(7)</sup>
DDR4_S0_DM_DBI_UDQS_P_[8:0]	Input/Output	SDRAM data strobe signals. <sup>(7)</sup>
DDR4_S0_WE_N	Output	Active-low write enable signal. <sup>(7)</sup>
<b>GDDR6</b>		
GDDR6_[E/W][3:0]_C[1:0]_SD_CABI_N	Output	Active-low command address bus inversion input to the GDDR6 memory. <sup>(8)</sup>
GDDR6_[E/W][3:0]_C[1:0]_SD_CA_[9:0]	Output	Command address inputs to the GDDR6 memory. <sup>(8)</sup>
GDDR6_[E/W][3:0]_C[1:0]_SD_CKE_N	Output	Active-low clock enable input to the GDDR6 memory. <sup>(8)</sup>
GDDR6_[E/W][3:0]_C[1:0]_SD_DBI_N_[1:0]	Input/Output	Active-low data bus inversion inputs to the GDDR6 memory. <sup>(8)</sup>
GDDR6_[E/W][3:0]_C[1:0]_SD_DQ_[15:0]	Input/Output	Bidirectional data input/output. <sup>(8)</sup>
GDDR6_[E/W][3:0]_C[1:0]_SD_EDC_[1:0]	Input	Error detection code from the GDDR6 memory. <sup>(8)</sup>
GDDR6_[E/W][3:0]_C[1:0]_SD_WCK_[N/P]_[1:0]	Output	Differential data clock inputs to memory. <sup>(8)</sup>
GDDR6_[E/W][3:0]_RREF	Input	Reference resistor for ZQ calibration. Nominal 240Ω, ±1% tolerance resistance to ground.
GDDR6_[E/W][3:0]_SD_CLK_[N/P]	Output	Differential clock inputs to the memory. <sup>(8)</sup>
GDDR6_[E/W][3:0]_SD_RESET_N	Output	Active-low reset to the GDDR6 memory. <sup>(8)</sup>
GDDR6_E2_ATESTCA	Input	Analog voltage monitor for CA signals. <sup>(13)</sup>
GDDR6_E2_ATESTDQL	Input	Analog voltage monitor for the lower DQ signals. <sup>(13)</sup>
GDDR6_E2_ATESTDQR	Input	Analog voltage monitor for the higher DQ signals. <sup>(13)</sup>
GDDR6_W1_ATESTCA	Input	Analog voltage monitor for CA signals. <sup>(13)</sup>
GDDR6_W1_ATESTDQL	Input	Analog voltage monitor for the lower DQ signals. <sup>(13)</sup>
GDDR6_W1_ATESTDQR	Input	Analog voltage monitor for CA signals. <sup>(13)</sup>

Pin Name	Type	Description and Connection Guidelines
<p><b>Table Notes</b></p> <ol style="list-style-type: none"> <li>1. Unused I/O can be left unconnected.</li> <li>2. Do not leave this/these pin(s) unconnected.</li> <li>3. Connect directly to the configuration controller.</li> <li>4. These pins should be AC coupled. Leave all unused transmit pins unconnected.</li> <li>5. Leave all unused receive pins unconnected.</li> <li>6. Connect these clocks for all SerDes lanes used in the interface.</li> <li>7. Connect to the appropriate signals on the DDR4 DIMM.</li> <li>8. Connect to the appropriate GDDR6 memory signals.</li> <li>9. If the DDR4 interface is not used, the DDR PHY can be set in bypass mode where the unused DDR4 I/O can be used as special-purpose I/O for low-speed applications such as boundary scan, DC I/O parametric testing, SoC-level ATPG I/O and DDR4 memory connectivity testing. The direction of these pins is retained from that of the DDR4 interface. All DDR I/O pins can either be used as special-purpose I/O or the entire set may be used for DDR4 interfacing, but a combination of both is not allowed.</li> <li>10. The JTAG interface pins should be brought out to a JTAG header on the board, and the connections must adhere to the JTAG interface standard. These JTAG pins should never be left unconnected and should be connected to a JTAG header even when not used.</li> <li>11. Requires an off-chip <math>\pm 1\%</math> precision 240<math>\Omega</math> resistor terminated to ground.</li> <li>12. Unused clocks should be tied to their own individual GND via an optional <math>\pm 1\%</math> precision 50<math>\Omega</math> termination resistor.</li> <li>13. Connect directly to observation point.</li> <li>14. This output is an open-drain signal. In the default mode of operation, it is recommended that this signal be connected to an LED as an indicator on the board.</li> </ol>		

## Chapter - 3: Supporting Tables

**Table 2: FCU Configuration Clock Selection Based on SYSCLK\_BYPASS and CLKSEL Pin Selections**

SYSCLK_BYPASS	CFG_CLKSEL	CFG_MODESEL[3:0]	Configuration Clock
0	0	0000, 0001, 0010, 1000 to 1101	On-chip oscillator
1	0	0000, 0001, 0010, 1000 to 1101	CPU clock
X	0	0011, 01XX	CPU clock
X	1	XXXX	JTAG TCK

**Table 3: Error Output Pins Indicating Various Error Messages During Bitstream Programming**

FCU_CONFIG_ERR_ENC [2:0]	Status	Priority
010	CRC Error.	0 (Lowest)
001	Single-bit/multiple-bit scrubbing error.	1
011	Secure Boot Failure OR Security error.	2
100	Efuse PUF enrollment error.	3
101	Asserted when the AXI interface of the IP configuration space register block does not receive a ready from the master.	4
110	Secure boot authorization error	5 (Highest)
Other	Undefined.	–

**Table 4: FCU Mode Selection Based on MODESEL Pins**

Configuration Mode	CFG_MODESEL[3:0]
CPU x1	0011
CPU x8	0100
CPU x16	0101

Configuration Mode	CFG_MODESEL[3:0]
CPU x32	0110
CPU x128	0111
Flash SPI (x1)-1D	0001
Flash SPI (x1)-4D	0010
Flash Quad (x2)-1D	1000
Flash Quad (x2)-4D	1010
Flash Quad (x4)-4D	1011
Flash Octa (x8)-1D	1100
Flash Octa (x8)-4D	1101
JTAG	Always active mode

**Table 5: FCU\_STATUS Bits Indicating FCU State**

FCU_STATUS	State
11	fcu_locked
10	sync_found
01	ID found
00	instance ID found / FCU unlocked

## Chapter - 4: Revision History

Version	Date	Description
1.0	24 May 2019	<ul style="list-style-type: none"> <li>Initial Achronix release.</li> </ul>
1.1	11 Jun 2019	<ul style="list-style-type: none"> <li>Removed double prefixes from FCU, JTAG and TS pin names.</li> <li>Renamed UDQS_T signals in DDR4 interface to DM_DBI_UDQS_T and DM_DBI_UDQS_C signals to UDQS_C.</li> <li>Updated FCU I/O pins to include strap signals, stap_sel and error status signals</li> <li>Updated GDDR6 ATEST signals for the East and West sides.</li> </ul>
1.2	21 Apr 2020	<ul style="list-style-type: none"> <li>Reverted some of the clock or High-Z signals to be input or output.</li> <li>Updated connection guidelines for a few FCU_* pins.</li> <li>Updates to the CLKIO_* pin description to include additional supported standards and use-cases.</li> <li>Corrections to the FCU_CONFIG_ERR_ENC[2:0] bit status to match hardware.</li> <li>Updated DDR I/O in bypass mode use cases</li> </ul>
1.3	08 May 2020	<ul style="list-style-type: none"> <li>Complete restructuring of the user guide for better readability.</li> <li>Updated connection guidelines for DDR4 I/O in bypass mode.</li> </ul>
1.4	08 May 2021	<ul style="list-style-type: none"> <li>Minor edits and corrections.</li> </ul>
1.5	29 Sep 2021	<ul style="list-style-type: none"> <li>Updated recommended pull-up/pull-down resistor values for FCU pins</li> <li>Updated open-drain specification for FCU pins</li> <li>Updated FCU Mode Selection and FCU Error Status tables</li> </ul>