Speedster7t Clock and Reset Architecture User Guide (UG083)
Copyrights, Trademarks and Disclaimers

Copyright © 2019 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at http://www.achronix.com/legal.

Achronix Semiconductor Corporation

2903 Bunker Hill Lane
Santa Clara, CA 95054
USA

Website: www.achronix.com
E-mail: info@achronix.com
# Table of Contents

Chapter - 1: Introduction ................................................. 5
Chapter - 2: Fabric Architecture ........................................ 6
Chapter - 3: Speedster7t Clock Generation and PLLs .................. 9
  Clock Generation ......................................................... 9
  PLLs ........................................................................ 9
  DLLs ....................................................................... 9
  Dedicated PLLs ............................................................ 10
  Using Clock Generators and PLLs ....................................... 10
Chapter - 4: Speedster7t Global Core Clock Network .................. 11
  Clock Hub 0 (H0) .......................................................... 12
  Clock Hub 1 (H1) .......................................................... 14
  Clock Hub 2 (H2) .......................................................... 14
    Clock Hub 3 (H3) ....................................................... 17
    Mini-trunk and Branch Clock Hub .................................... 18
  Junctions .................................................................. 19
    Data-to-Clock Junctions ............................................... 19
    Clock-to-Data Junctions ............................................... 19
  Limitations on the Clock Network ...................................... 20
Chapter - 5: Speedster7t Interface Clocks ................................. 22
Chapter - 6: Speedster7t Clock Setting and Reporting ................ 24
  Data Signals Routed on the Clock Network ......................... 24
    Using set_clock_type for Data Signals and Derived Clocks ...... 25
  Clock Reporting ............................................................ 28
Chapter - 7: Speedster7t Reset Network .................................. 29
Revision History ............................................................... 30
Chapter - 1: Introduction

Achronix’s new 7nm Speedster®7t FPGA family is specifically designed to deliver extremely high performance for demanding applications including data-center workloads and networking infrastructure. The processing tasks associated with these high-performance applications, specifically those associated with artificial intelligence and machine learning (AI/ML) and high-speed networking, represent some of the most demanding processing workloads in the data center. In order to meet the demand of high performance and complex designs, the clock network for Speedster7t FPGAs has been designed with numerous high performance clocks that allow for maximum routability. This document explains the architecture of the different clock networks in a Speedster7t FPGA, as well as information on how to use the clocks. It is intended to help designers understand and choose the best clocking options for their design on a Speedster7t FPGA.
Chapter - 2: Fabric Architecture

The Speedster7t FPGA fabric is comprised of two main tile types: reconfigurable logic blocks (RLBs) that contain look-up tables, flip-flops, and ALUs, and machine learning processing (MLP) blocks that contain multipliers, adders, accumulators, and memory. The tiles are distributed as columns in the Speedster7t FPGA, and each tile consists of a routing switch box plus a logic block. Each type of block is designed to snap together in a grid, where abutting routing networks connect. The figure below illustrates this concept.

These tiles are then grouped to form clusters. Clock signals can enter or exit from the top or bottom on the clock mini-trunk (vertical purple arrow), and from the left or right on the clock branch (horizontal purple arrow). The clock mini-trunk and branch are connected at the intersection via a crossbar hub. Clocks are distributed throughout the cluster using clock stems (shown in light blue in the following figure). Clusters are then grouped horizontally to form clock regions on either side of the global clock trunk.

**Figure 1: Tiles Assembled in Fabric**

Clock regions are assembled together to form the fabric core, which is surrounded by high performance and high bandwidth IP interfaces. Speedster7t FPGAs include on-chip oscillators, as well as sixteen PLLs which can be used for clock generation. Additionally, the Speedster7t FPGA includes an integrated Network on Chip (NoC) that can interact directly with the fabric.
The Speedster7t FPGA fabric clock network consists of four main parts:

1. The on-chip oscillators and PLLs to generate clocks.
2. The global core clock network, which is used to drive the majority of logic in the Speedster7t FPGA fabric.
3. The interface clock network, which is used to drive logic for the IP interfaces and any associated fabric logic surrounding the corresponding interface.
4. The dedicated clocks for the NoC and memory interfaces.

**Figure 3: Speedster7t1500 Top-Level Block Diagram**
Chapter - 3: Speedster7t Clock Generation and PLLs

Clock Generation

The Speedster7t FPGA includes eight on-chip oscillators in each corner of the device, for a total of thirty-two, to provide clocks for user designs. The oscillators are 2 GHz and 100 MHz free-running clocks and include statically configured clock dividers of 1×, 2×, 4×, 8×, 16×, and 32×.

PLLs

There are sixteen general purpose PLLs, four in each corner of the Speedster7t FPGA. They are fractional-N divide and spread-spectrum PLLs, supporting a wide range of frequencies with excellent jitter performance. The general-purpose PLLs can be used to drive low-skew, high-speed clocks to nearby I/O, the global clock network, and interface clocks in the FPGA fabric.

Below is a list of features available in the PLLs:

- Programmable PLL with fractional-N divide and spread-spectrum clock generation
- Wide range of output frequencies supported: 100 MHz to 4 GHz
- Up to four input reference clocks from dedicated clock I/O, adjacent PLLs (for cascading PLLs), as well as clock pins and PLLs from other device corners
- Reference clock and output clock dividers range from 1-128
- Low jitter
- Low power

Table 1: Details of PLL

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference frequency</td>
<td>10</td>
<td>600</td>
<td>MHz</td>
</tr>
<tr>
<td>Output frequency</td>
<td>100</td>
<td>4000</td>
<td>MHz</td>
</tr>
<tr>
<td>Output duty cycle</td>
<td>48</td>
<td>52</td>
<td>%</td>
</tr>
<tr>
<td>Maximum long-term jitter</td>
<td>±2%</td>
<td>divided reference clock</td>
<td></td>
</tr>
</tbody>
</table>

DLLs

In each corner of a Speedster7t FPGA there is one master DLL with eight slaves available to help with the phase shifting of clocks. This arrangement allows for one master clock and up to eight clocks that can be phase shifted based on the master clock's frequency.
Dedicated PLLs

Along with the sixteen general-purpose PLLs, there are several dedicated PLLs for use by certain IP surrounding the fabric portion of the FPGA. There are twelve dedicated PLLs to provide clocks to the external network on chip (NoC). Additionally, the GDDR6 and DDR4 PHYs also have built-in PLLs which can be used only for protocol-specific clocking. These dedicated PLLs cannot route to the fabric, but are used with their specific IP.

Each SerDes quad has a PLL, which derives the receive clocks. These PLLs can be used for driving the receive and transmit logic in the SerDes, PCIe, Ethernet, as well as driving the global clock trunk and mini-trunk clocks in the fabric, enabling logic in the fabric to easily communicate with the SerDes-based interfaces.

Using Clock Generators and PLLs

Designers can access the on-chip clock generators and PLLs through ACE's IP configuration tools. Configuration of all I/O ring IP blocks, including clocks and PLLs, is stored in simple .acxip text files, which can be managed in batch mode or via the ACE IP Generator GUI. Once the I/O ring IP blocks are configured, the ACE IP configuration tools output all required files and data for integration of the I/O ring configuration into simulation, synthesis, place and route, and bitstream generation.
Chapter - 4: Speedster7t Global Core Clock Network

The global core clock network is a balanced and low-skew H-tree that enables clock distribution to all parts of the Speedster7t FPGA fabric. Clock signals coming in from the top and bottom are routed through clock hubs (H0) and aggregated at the center of the device (clock hub H1). These are then provided to all clock regions on both the west and east sides.

A total of 48 global clock signals are generated in the clock hub H1. These are then distributed to all clock regions. Every clock region supports up to a maximum of 16 clocks, and it is able to select, among other sources, any of the 48 available global clocks.

Figure 4: Global Core Clock Network
Clock Hub 0 (H0)

There are two clock hubs (H0) in the FPGA boundary ring, one at the top center of the device and one at the bottom center. Each one of these H0 hubs takes the \( N \) clock signals (\( N \) varies depending on the Speedster7t device) arriving from the clock pins and outputs 32 clock signals to the central clock trunk, driving the clock hub (H1) at the center of the core. The H0 is an \( N \times 32 \) fully general crossbar driving a reset sync block which then provides clocks to the balanced clock trunk. The reset sync block is used to ensure that clocks are enabled synchronously with respect to the reset coming from the FCU.

The global fabric reset that arrives from the FCU is distributed asynchronously throughout the entire fabric via a reset distribution tree. This reset is de-asserted some time after the user requests entry into user mode. The leaves of the reset distribution tree exit the fabric at each of the clock entry points (mini-trunks and branches). After those resets leave the fabric, they are synchronized (in the boundary ring) to whichever clock(s) the user has chosen. The synchronized reset(s) are then used to gate those clocks. As a result, when a reset is de-asserted, these clocks glitchlessly become un-gated and start driving into the fabric. Now, while this de-assertion is guaranteed to be glitchless, there are no such guarantees that clusters A and B see reset de-assertion at exactly the same clock cycle. By default, there is no coherency (cycle for cycle) across clusters for reset de-assertion, even if the user drives both clusters with the same clock.

However, there is a mechanism in Speedster7t FPGAs for allowing clocks in different clusters to be synchronized. This mechanism is not fully symmetrical (there are rules about which resets can be synchronized to other resets), and the number of clusters that the synchronization can span is frequency dependent.

As shown in the figure below, the two most significant bits (\( N \) and \( N-1 \)) can be used as user resets after configuration but before normal user mode, and then as clocks during normal user mode. The remaining \( N-2 \) bits are used as clock inputs. Bit \( N \) is the asynchronous user reset and bit \( N-1 \) is the synchronous reset. In the presync block both of these resets can be synchronized with \textit{clk_out[0]} from the reset sync block. The fully-general crossbar takes the two resets on bits \( N \) and \( N-1 \), and the remaining clock inputs (\( N-2 \) bits), and routes them to any of the thirty-two output bits.

Bits \( N \) and \( N-1 \) can route to any bit except the least significant bit, bit[0], when being used as user resets. Additionally, there is one dedicated input (\( N + 1 \)) that can be connected to a user reset signal. This input is muxed in separately and allows the user to bring in a reset signal and route it directly on the global clock network. In the reset sync block, the MUX before each output selects between the gated clock from the output of the crossbar (specifically the output of the integrated clock gate, or ICG) or the \( N + 1 \) user reset, depending on which of the thirty-two bits the user reset signal was routed.
Figure 5: Clock Hub (H0)

Figure Note
† The width of the crossbar depends upon the Speedster7t device.
Clock Hub 1 (H1)

The clock hub (H1) in the center of the device collects the two sets of 32 clocks coming from the top and bottom clock hubs (H0), as well as 16 data signals from the data interconnect to generate the 48 global clocks. The global clock bus travels up and down the length of the clock trunk to drive clock hubs (H2) at the root of each set of the clock regions (see the figure below). The 16 data signals coming from the data interconnect provides a path for bringing a signal generated within the fabric onto the global clock network. This arrangement allows for a total of 16 data signals and 64 clocks to route to 48 total clocks on the global clock network.

Clock Hub 2 (H2)

Clock regions in Speedster7t FPGAs have fixed heights, but the width, and consequently, number of IP columns is variable. This means that both the size and number of clock regions vary based on the device in the Speedster7t family. There are an equal number of clock regions on the left and right halves of the core. At the root of each half row of clock regions is the clock Hub 2 (H2), fed with 48 global clocks from H1, plus 16 data signals from the data interconnect to feed the clock network of a half row of clock regions.

Figure 6: Detailed View of the Clock Hub 1
All of these inputs are fed into a clock hub 2 (H2) which performs an appropriate clock selection and outputs 16 clocks which then fan out to all the clock hub 3s (H3s) at the root of every clock region (see the figure below). Please note that while 16 signals from the data interconnect feed into the H2, only 4 signals from the data interconnect can drive out of the H2 on the regional clock network.

Each H2 has two clock crossbars. Each partial crossbar takes in 50 signals total, 48 from the incoming global clock bus, plus 2 signals from data interconnect, and drives out an 8-bit clock bus. These 8-bit buses are then aggregated to form the 16-bit clock output bus which is provided to all of the H3 clock hubs in the row. The result is a total of 48 incoming global clocks plus 4 incoming data signals to drive a 16-bit clock bus to the clock region.

Each of the 8 clocks from the crossbar can optionally be divided. The clock division and gating logic is controlled by signals coming in from the data interconnect bus (see figure below). As stated previously, each H2 receives 16 inputs from data interconnect (shown with dashed lines). While only four of these signals can drive out on the clock network, the full 16 can be used as control logic to the clock division, clock gating, and clock switching logic.

A summary of the features available in the clock hub 2 (H2) are as follows:
- Clock divider, with four (static) divide-by settings: 2, 4, 6, 8. There is an option to not use the clock divider if the clock simply needs to be propagated.
- Dynamic clock gate, allowing real-time clock gating (for power management).
- Glitchless clock switch, allowing dynamic muxing between different clock sources for that particular clock region.

**Figure 8: Detailed View of a Clock Hub 2**

The figure below provides a more in-depth look at the three features available in the H2 clock hub. Clock division logic is controlled by static configuration memory bits, again with a static mux selection bit to determine whether or not the clock should be propagated as-is or divided down. The clock gate relies on an enable input to the logic, while the glitchless clock switch module uses select/deselect logic to select between two different clock inputs. The divider and gating or switching logic can also be cascaded as shown. This figure is a conceptual view of the circuitry for one instance only and these functions exist for all of the clock inputs.
Figure 9: Internals of the Clock Division, Gating and Switching Circuitry

Clock Hub 3 (H3)
At the center of each clock region is a clock hub 3 (H3). The H3 drives 16 horizontal clocks from the trunk, 12 horizontal clocks towards the trunk, and drives out 12 clocks to the north and south. The H3 can select from any of the clocks to drive all the clock stems within the clock region, and north and south to the adjacent H2s.
Mini-trunk and Branch Clock Hub

Similar to the clock hub 3 (H3), the mini-trunk and branch hub is the junction where the mini-trunk and branch clocks cross. This hub takes in 16 horizontal clocks from the trunk, 12 input interface clocks (branch clocks or mini-trunk clocks), and drives out 12 clocks to the trunk and to the south, as well as driving out 4 clocks to the north. Below is a figure showing the details of the mini-trunk and branch hub.
Junctions

Data-to-Clock Junctions

There are multiple junction points in the fabric where a data signal can drive a clock network:

- Clock hub 1 – 16 data inputs.
- Clock hub 2 – 16 data inputs (4 data inputs can drive the clock network).
- RLB input – any logic cluster clock can be driven by a selected data signal.
- Selected MLP inputs for the BRAM, LRAM, or multiplier/adders.

Based on the fanout and other requirements of the clock signal generated in the data interconnect of fabric, an appropriate junction point is selected by ACE software.

Clock-to-Data Junctions

Switching elements can allow some LUT inputs and MLP inputs (to BRAMs, LRAMs, and/or multiplier/adders) to be driven by a signal output by an H2. Specifically, register resets and clock enables with high fan-outs can be driven on the clock network. This allows for a single reset or clock enable signal to route on the clock network to reach various endpoints without using up significant clocking resources (consumes a clock track).
**Important!**

While there are data-to-clock and clock-to-data junctions inside of the Speedster7t FPGA fabric, users must ensure that the data and clock input/output pins are used for their respective functionality only. In other words, users should ensure that:

- *Only data input* signals used as *data* through the Speedster7t routing interconnect in the fabric are connected to *data* input and output pins.
- *Only clock input* signals routed through the Speedster7t trunk, minitrunk and branch clock networks are connected to the *clock* input and output pins.

The reason why these requirements are important is because there are differences in connectivity between data and clock pins. Connecting to those whose functions and connectivity are not suited for the desired implementation can lead to routing challenges and QoR degradation.

**Limitations on the Clock Network**

There are some limitations in the Speedster7t FPGA architecture on how many clocks and signals can route to different areas and destinations. Below is a table listing the limitations on signals to a logic cell, a logic group, an RLB, and within a clock region. Pay close attention to the limitations when reset is routed on the clock network, and when clocks are routed to data pins (a data pin is considered anything that is not a clock, reset, or enable pin, and can be either an input or output pin of a DFF, LUT, ALU, etc.).

**Table 2: Limitation on Clocks, Resets, and Enables**

<table>
<thead>
<tr>
<th>Location</th>
<th>Resets</th>
<th>Enables</th>
<th>Clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>RLB</td>
<td>3</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>Logic group</td>
<td>2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>Logic cell</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Clock region without reset or clock enable routed on clock</td>
<td>–</td>
<td>–</td>
<td>16 unique; up to 8 can be gated or switched</td>
</tr>
<tr>
<td>Clock region with reset routed on clock</td>
<td>up to 4 resets on clock network</td>
<td>–</td>
<td>(16 – x resets) unique; up to 8 can be gated or switched</td>
</tr>
<tr>
<td>Clock region with clock enable routed on clock</td>
<td>–</td>
<td>up to 4 clock enables on clock network</td>
<td>(16 – y clock enables) unique; up to 8 can be gated or switched</td>
</tr>
<tr>
<td>Clock region with clock routing to additional data pins</td>
<td>–</td>
<td>–</td>
<td>12 unique; up to 8 can be gated or switched</td>
</tr>
<tr>
<td>Location</td>
<td>Resets</td>
<td>Enables</td>
<td>Clocks</td>
</tr>
<tr>
<td>-----------------------------------------------</td>
<td>--------</td>
<td>---------</td>
<td>------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Clock region with reset, clock enable, and/or data-to-clock</td>
<td>–</td>
<td>–</td>
<td>((x \text{ resets } + y \text{ clock enables } + z \text{ data signals } + \text{ unique clocks}) \leq 12; \text{ up to 8 can be gated or switched})</td>
</tr>
</tbody>
</table>

**Note**

Special care must be taken when using multiple unique clocks that route to data pins. This scenario can occur when there are many derived clocks in a design. It is suggested that users take advantage of the built-in clock dividers, clock switches, and clock gates.
Chapter - 5: Speedster7t Interface Clocks

Interface clocks are the clocks that enter the Speedster7t clusters directly from the four sides to facilitate the construction of interface logic operating on the same clock domain as the IP interfaces. Interface clocks that enter from the north or south drive the mini-trunk clocks. Similarly, interface clocks that enter from the east or west drive branch clocks.

Unlike the global core clock network, a single interface clock cannot reach all locations in a device. Instead, as the name implies, interface clocks are intended to be used for clocking logic in the fabric along with the associated interface IPs. Additionally, interface clocks cannot route across the central trunk or the north/south delimiter. For mini-trunk clocks, it is highly recommended designs drive logic only within the cluster where the mini-trunk clock enters. Keeping logic within the same cluster of the mini-trunk clock is imperative to meeting tight performance requirements.

The following figure illustrates how a PLL generates a clock signal for the Ethernet MACs which is also passed via a CLK_IPIN to the cluster's mini-trunk. In this scenario, the designer can assume low clock insertion to any register in that cluster (shaded light gray area), providing best performance for the adjacent fabric logic to communicate with the Ethernet interface. All the logic in adjoining yellow clusters are reachable, but should not be used to drive logic unless performance is not a concern. The area shown in purple is reachable only by the south-east mini-trunk clocks.

![Figure 12: PLL Driving a Clock Mini-trunk](image)
Similar to mini-trunk clocks, branch clocks are intended to drive logic close to the interface IP where the clock enters. Additionally, branch clocks can only drive logic within the same clock region where they enter. The figure below shows a PLL driving logic in two different clock regions. The logic in these regions could perhaps communicate with the GDDR6 interface, or communicate with the PCIe in the case of pin A.

Figure 13: PLL Driving Multiple Branch Clocks
Chapter - 6: Speedster7t Clock Setting and Reporting

Much of the decision making and optimization for clock selection is automatically done by ACE software to prevent no-routes. However, ACE does provide users with some options to specify the type of clock networks they wish to use for particular implementations. Generally, a clock type is determined based on the location of the CLK_IPIN on which it enters the device. If pin locations are assigned for clocks, there is no need to specify the type of clock (boundary, mini-trunk, or trunk). For data-generated clocks, or data signals routed on the clock network, the designer can specify how to route the signal (local, regional, or center).

The clock type can be specified for a particular clock pin or logic net in the PDC file as shown below:

```
set_clock_type -argument {'clock or net name'}
```

<table>
<thead>
<tr>
<th>Argument</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>-boundary</td>
<td>To specify a clock entering a cluster from either the east or west through an interface cluster. See Figure: Interface Clock Driving Multiple Branch Clocks (see page 22).</td>
</tr>
<tr>
<td>-minitrunk</td>
<td>To specify a clock entering a cluster from either the north or south through an interface cluster. See Figure: Interface Clock Driving a Clock Minitrunk (see page 22).</td>
</tr>
<tr>
<td>-trunk</td>
<td>To specify a clock entering the core through a clock hub zero (H0) (see page 11). See Figure: Global Core Clock Network (see page 11).</td>
</tr>
<tr>
<td>-data_local</td>
<td>To specify a clock driving an RLB sourced in the fabric.</td>
</tr>
<tr>
<td>-data_region</td>
<td>To specify a clock source coming from the fabric to drive a clock hub two (H2) (see page 14) (drives an entire clock region).</td>
</tr>
<tr>
<td>-data_center</td>
<td>To specify a clock source coming from the fabric to drive a clock hub one (H1) (see page 14) to drive the balanced network across the entire core.</td>
</tr>
</tbody>
</table>

Data Signals Routed on the Clock Network

In general, data signals should always be routed on the data interconnect. For certain very high fan-out signals, such as reset or enable, it can be advantageous to route the signal on the clock network. Additionally, a design may generate clocks in the data fabric, which then need to route on the clock network in order to drive clock pins. However, there are trade-offs with this technique in a design. Routing a data signal on the clock network can produce balanced skew to endpoints, but at the same time consumes valuable clocking resources.
Using set_clock_type for Data Signals and Derived Clocks

Some designs need to route data signals on the clock network, or the design creates a generated clock in the fabric that needs to be routed in the clock network. The designer can use the set_clock_type constraint in a PDC file to direct ACE to route signals generated in the data interconnect onto the clock network. This constraint has three different options that direct ACE to route the signal in different ways. These options should not be chosen simply based on the fan-out of a signal, but rather the location of its endpoints. It is not advised to use this constraint on a clock originating in the clock network, but rather a data signal that is to be routed on the clock network, or a clock that is originally derived in the data fabric. Below are the different options a designer can use and examples of when to use those options.

Using set_clock_type -data_center

```
set_clock_type -data_center {data_signal}
```

The option of `-data_center` should be used when the signal routes to endpoints in more than one clock region. This option tells ACE to route the signal on the clock network through the main clock crossbar hub (Hub1) in the main clock trunk. From there it can reach endpoints in multiple clock regions. This option is used for a reset signal that reaches endpoints all over the device. If the design uses a large number of clocks as well, the designer needs to keep in mind the limitations on the number of clocks that can be routed out of the main clock crossbar (48 total clocks). Additionally, while this solution provides balanced delays to endpoints, it does cause larger insertion delays on the signal because it routes on the main trunk. The figure below shows a data signal routed on the clock network using the `-data_center` option.
Using `set_clock_type -data_region`

```text
Data routed on clock example 2

set_clock_type -data_region {data_signal}
```
The option -data_region should be used when routing a signal to endpoints in only one clock region. This option tells ACE to route the signal on the clock network through the clock crossbar for the particular clock region (Hub2). From there it can reach endpoints in only that specific clock region. A designer selects this option when there are a limited number of endpoints within a clock region. This option has the added benefit of only affecting the number of clocks available within that one clock region.

Below is a figure showing a data signal routed on the clock network using the option -data_region.

---

**Figure 15: Reset (Data Signal) Routed on Regional Clock Network**

**Using set_clock_type -data_local**

```
Data routed on clock example 3

set_clock_type -data_local {data_signal}
```

The option -data_local should only be used in very specific cases. Generally, it is not recommended to use this option if trying to route a data signal such as reset or enable on the clock network, because these signals tend to have high fan-out. This option should only be used with very low fan-out. The -data_local option can be beneficial when using a clock derived in the data fabric that drives a small number of clock pins.

The option -data_local results in very low insertion delay compared to clocks routed on the main trunk or the regional clock network and does not consume precious clocking resources in the clock region (will not route through the Hub2 clocking element). However, the resulting clock may not be well balanced and can have large skew when fan-out is high. If the designer knows the clock signal is only reaching a small handful of endpoints (less than 12), and those endpoints are all immediately near each other, ideally within the same tile, the designer can set this option. The designer should consider hand-placing the endpoints to ensure they are placed close enough to make timing successful with the -data_local option.
Below is a figure showing a clock signal derived in the data fabric and routed on the clock network, using the option `-data_local`.

![Figure 16: Data-Derived Clock Routed on Local Clock Network](image.png)

**Clock Reporting**

Once the clock constraints are specified in the design, and the design run through a full ACE compilation flow, the routing step outputs text and HTML files called `{design_name}_clocks_routed` describing the clock relationships, clock constraints and clock regions in the design. The clock regions section provides detailed information on how each of the clocks in the design were routed and how they are distributed in the used clock regions, including the boundary. A legend is also provided in the file to help decipher the routing details.
Chapter - 7: Speedster7t Reset Network

Each Speedster7t FPGA has a reset network that receives external reset inputs from GPIOs, as well as inputs generated internally in the device from fabric logic. This asynchronous reset network provides resets to all the subsystem IP cores. For reset de-assertion, each IP core synchronizes the reset signals. This provides synchronous reset de-assertion across subsystems. Additionally, each IP ignores inputs and drives outputs appropriately until the IP comes out of reset. This helps isolate the IPs while in reset, and prevents accidental random transactions.
## Revision History

<table>
<thead>
<tr>
<th>Version</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>22 May 2019</td>
<td>• Initial Achronix release.</td>
</tr>
</tbody>
</table>