
Speedcore Soft IP User Guide (UG113)

Speedcore eFPGA



Copyrights, Trademarks and Disclaimers

Copyright © 2024 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

Notice of Disclaimer

The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at <http://www.achronix.com/legal>.

Achronix Semiconductor Corporation

2903 Bunker Hill Lane
Santa Clara, CA 95054
USA

Website: www.achronix.com
E-mail : info@achronix.com

Table of Contents

Chapter 1: Introduction	1
Chapter 2: Instructions	2
IP Libraries	2
Core	3
Chapter 3: Available Configurators.....	4
DSP	4
Memories.....	4
Logic.....	4
Chapter 4: ACX_DSP_GEN	5
ACX_DSP_GEN Pins.....	7
Parameters.....	11
Add/Subtract/Round/Saturate Blocks	21
ACX_DSP_GEN Rounding.....	21
Round Towards Zero	24
Rounding Towards Infinity	25
Round Towards Plus Infinity.....	26
Round Towards Minus Infinity	27
Round Towards Nearest Integer.....	28

Round Towards Nearest Even.....	29
Round Towards Nearest Odd.....	30
Round Half Up.....	31
Round Half Down.....	32
Round Half Away From Zero.....	33
Round Half Towards Zero.....	34
Saturation.....	35
Pre-Adder Block.....	35
ACX_DSP_GEN Verilog Instantiation Template.....	36
ACX_DSP_GEN Verilog Inference Template.....	39
Inferred Multiplier Example.....	39
Implementing Finite Impulse Response (FIR) Filters.....	40
Parallel Filter Implementation.....	40
Symmetric FIR Filter Implementation.....	43
<i>Odd-Length Symmetric Impulse Response FIR Filters.....</i>	<i>43</i>
<i>Odd-Length, Anti-Symmetric Impulse Response FIR Filters.....</i>	<i>48</i>
<i>Even-Length Symmetric Impulse Response FIR Filters.....</i>	<i>49</i>
<i>Even-Length, Anti-Symmetric Impulse Response FIR Filters.....</i>	<i>53</i>
Chapter 5 : ACX_DSP_ACCUMULATOR.....	54
Description.....	54
Configuration.....	54
Examples.....	55
Ports.....	56
Timing.....	57

Chapter 6 : ACX_DSP_CHAIN	58
Description	58
Reference	58
Configuration	58
Base Configuration	60
Per Device Configuration	60
Examples	61
Ports	62
Port Widths	62
Port Descriptions	62
Chapter 7 : ACX_DSP_COUNTER	65
Description	65
Configuration	65
Examples	66
Ports	67
Timing	68
Chapter 8 : ACX_DSP_FIR_FILTER	69
Description	69
Configuration	69
Coefficient Inputs	71
Ports	72
Examples	73

Chapter 9 : ACX_DSP_MACC	74
Description	74
Configuration	74
Examples	76
Ports	77
Timing	78
Chapter 10 : ACX_DSP_SUM_OF_SQUARES	79
Description	79
Configuration	79
Examples	81
Ports	82
Timing	83
Chapter 11 : BRAM Soft IP	84
Description	84
Configuration	84
Memory Depth and Width	88
<i>Absolute Limits</i>	88
Examples	89
Utilization	91
Chapter 12 : BRAM FIFO Soft IP	92
Description	92

Configuration 93

 FIFO Depth and Width 96

Absolute Limits 96

Examples 97

Utilization 97

Chapter 13 : LRAM Soft IP 98

Description 98

 Utilization 98

Configuration 99

 Write and Read Depth 101

Absolute Limits 101

Device Specific Limits 101

Examples 102

Chapter 14 : LRAM FIFO Soft IP 103

Description 103

Configuration 103

 FIFO Depth and Width 105

Absolute Limits 105

Examples 106

Utilization 107

Chapter 15 : ROM Soft IP 108

Description 108

Utilization	108
Configuration	109
Write and Read Depth	111
<i>Absolute Limits</i>	111
<i>Device Specific Limits</i>	111
Examples	112
Chapter 16 : Shift Register Soft IP	113
Description	113
Configuration	113
Examples	115
Chapter 17 : Speedcore Soft IP User Guide Revision History	116
Revision History	116

Protected Document

The full contents of this document are confidential and require a signed non-disclosure agreement (NDA) between Achronix and your company. Talk with your [Achronix sales representative](#)¹ about obtaining an NDA.

Gaining access to Achronix confidential design documents requires the following steps:

1. Ensure that your company/organization has an active NDA with Achronix.
2. Log into your [Achronix support portal](#)² account. If you do not yet have a support portal account, please refer to "[How Do I Register for an Achronix Support Account](#)"³ to register and set up your account.
3. When logged in, click the link "Submit a request" located next to your user name.
4. Select **Document Request** under Submit a request.

Submit a request

Please choose your issue below

-
General Support Issue
ACE License Request
Document Request
Synplify Pro License Refresh Request

5. When the ticket form is selected, a number of ticket fields are revealed. Enter a description of the document(s) you are wanting to access, and click **Submit** when complete.
6. A support engineer will review your request and, if approved, will grant you access to the documents/files.

Note

The fields, Subject and Description are not meaningful for the process, but are nevertheless required to submit the ticket.

¹ <https://www.achronix.com/company/sales-contacts>

² <https://support.achronix.com/>

³ <https://support.achronix.com/hc/en-us/articles/4404014677268-How-Do-I-Register-for-an-Achronix-Support-Account->