
Speedcore Configuration User Guide (UG061)

Speedcore eFPGA



Copyrights, Trademarks and Disclaimers

Copyright © 2024 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

Notice of Disclaimer

The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at <http://www.achronix.com/legal>.

Achronix Semiconductor Corporation

2903 Bunker Hill Lane
Santa Clara, CA 95054
USA

Website: www.achronix.com
E-mail : info@achronix.com

Table of Contents

| | |
|--|-----------|
| Chapter 1: Overview | 1 |
| Chapter 2: Interface Performance | 3 |
| Chapter 3: Bitstream Programming Modes for Speedcore eFPGAs | 4 |
| Bitstream Programming Time | 5 |
| Speedcore Bitstream Programming Via CPU | 5 |
| CPU Mode Bitstream Programming Flow | 5 |
| <i>Generating the CPU Mode Bitstream Files from ACE.....</i> | <i>5</i> |
| <i>How To Use the ACE-Generated CPU Bitstream File.....</i> | <i>6</i> |
| CPU Mode Hardware Interface | 6 |
| Speedcore Bitstream Programming Via Flash Memories..... | 9 |
| Serial Flash Hardware Interface..... | 10 |
| Serial Flash Bitstream Programming Flow | 11 |
| <i>Generating the Serial Flash Bitstream Files from ACE.....</i> | <i>11</i> |
| <i>Using ACE-Generated Serial Flash Bitstream Files</i> | <i>11</i> |
| <i>spi::program_bitstream Command</i> | <i>11</i> |
| <i>spi::program_all_bitstreams Command.....</i> | <i>12</i> |
| <i>Reading Back Data Stored In Flash</i> | <i>13</i> |
| <i>spi::read_bitstream Command</i> | <i>13</i> |
| 1D Serial Flash Mode | 14 |
| 4D Serial Flash Mode | 16 |

| | |
|--|----|
| Serial Flash Programming Protocol..... | 18 |
| Flash Memory Size Requirements..... | 19 |
| Speedcore Flash Configuration Using FTDI..... | 20 |
| <i>FTDI Board-Level Device Connections</i> | 20 |
| Speedcore Bitstream Programming Via JTAG | 22 |
| Generating the JTAG Bitstream Files From ACE | 22 |
| Using the ACE-Generated JTAG Bitstream Files | 22 |
| Speedcore JTAG Programming using the ACE Download View..... | 23 |
| <i>ACE JTAG Connection Preference Page</i> | 23 |
| <i>ACE JTAG Download View</i> | 24 |
| Speedcore JTAG Programming using the ACE Flow Steps | 26 |
| Speedcore JTAG Programming using the TCL Library API | 28 |
| <i>Variables Within The ACE Tcl Console</i> | 28 |
| <i>Tcl Library API Commands</i> | 29 |
| <i>Programming the Board Using JTAG and Read/Write Registers</i> | 32 |
| Speedcore JTAG Hardware Overview..... | 33 |
| <i>Introduction</i> | 33 |
| <i>JTAG Configuration Overview</i> | 34 |
| <i>JTAG Instructions</i> | 36 |
| Speedcore JTAG Configuration Using FTDI..... | 37 |
| <i>Overview</i> | 37 |
| <i>FTDI Board-Level Device Connections</i> | 40 |
| <i>FTDI Interface in ACE</i> | 46 |
| <i>Programming Speeds and Requirements</i> | 46 |
| <i>Speedcore Software and Driver Install for FTDI</i> | 47 |
| <i>Speedcore Connecting the FTDI Device</i> | 49 |
| Speedcore JTAG Configuration using the Bitporter 2 Pod | 50 |

| | |
|--|----|
| <i>Speedcore Software and Driver Install for Bitporter 2</i> | 51 |
| <i>Speedcore Connecting the Bitporter 2 Pod</i> | 53 |

Chapter 4 : Speedcore FPGA Configuration Unit (FCU)56

| | |
|---|----|
| Overview | 56 |
| Operating Modes | 56 |
| Power-on | 56 |
| Bitstream Programming | 56 |
| User Mode | 57 |
| Speedcore Configuration Pin Tables | 57 |
| Interface Pin Table..... | 57 |
| i_cpu_csn Behavior and Implementation Details | 61 |
| <i>Pin Behavior</i> | 61 |
| <i>Implementation and Reliability</i> | 62 |
| Clocking..... | 63 |
| I/O Buffer Implementation Guidelines..... | 64 |

Chapter 5 : Speedcore Multi-Core Configuration66

| | |
|--|----|
| Implementation and Connectivity Across Programming Modes | 66 |
| CPU Mode | 66 |
| JTAG Mode..... | 68 |
| Serial Flash Mode..... | 68 |
| Locking and Unlocking the FCU | 69 |

Chapter 6 : Speedcore Configuration Memory Read-Back.....70

| | |
|---|-----------|
| Chapter 7 : Speedcore Bitstream Generation Software Support in ACE | 71 |
| Bitstream Output File Formats | 71 |
| FCU Configuration Options | 72 |
| Bitstream ID Configuration Options | 73 |
| CMEM Error Injection Options..... | 73 |
| Chapter 8 : Speedcore Configuration Sequence and Power-Up..... | 76 |
| Device Power-Up..... | 76 |
| Chapter 9 : Configuration Error Correction and SEU Mitigation | 77 |
| Configuration Memory Architecture and Addressing | 78 |
| Error Injection and Reporting | 79 |
| Bitstream Error Injection | 79 |
| <i>Bitstream Single-Bit Error Injection Example.....</i> | <i>79</i> |
| <i>Bitstream Dual-Bit Error Injection Example.....</i> | <i>80</i> |
| Scrubbing Reset | 81 |
| Chapter 10 : Speedcore Configuration User Guide Revision History..... | 82 |
| Revision History..... | 82 |

Protected Document

The full contents of this document are confidential and require a signed non-disclosure agreement (NDA) between Achronix and your company. Talk with your [Achronix sales representative](#)¹ about obtaining an NDA.

Gaining access to Achronix confidential design documents requires the following steps:

1. Ensure that your company/organization has an active NDA with Achronix.
2. Log into your [Achronix support portal](#)² account. If you do not yet have a support portal account, please refer to "[How Do I Register for an Achronix Support Account](#)"³ to register and set up your account.
3. When logged in, click the link "Submit a request" located next to your user name.
4. Select **Document Request** under Submit a request.

Submit a request

Please choose your issue below

| |
|--------------------------------------|
| - |
| General Support Issue |
| ACE License Request |
| Document Request |
| Synplify Pro License Refresh Request |

5. When the ticket form is selected, a number of ticket fields are revealed. Enter a description of the document(s) you are wanting to access, and click **Submit** when complete.
6. A support engineer will review your request and, if approved, will grant you access to the documents/files.

Note

The fields, Subject and Description are not meaningful for the process, but are nevertheless required to submit the ticket.

¹ <https://www.achronix.com/company/sales-contacts>

² <https://support.achronix.com/>

³ <https://support.achronix.com/hc/en-us/articles/4404014677268-How-Do-I-Register-for-an-Achronix-Support-Account->