
Speedcore Configuration User Guide (UG061)

Speedcore eFPGA



Copyrights, Trademarks and Disclaimers

Copyright © 2021 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at <http://www.achronix.com/legal>.

Achronix Semiconductor Corporation

2903 Bunker Hill Lane
Santa Clara, CA 95054
USA

Website: www.achronix.com
E-mail : info@achronix.com

Table of Contents

| | |
|--|----|
| Chapter - 1: Overview | 6 |
| Chapter - 2: Interface Performance | 7 |
| Chapter - 3: Bitstream Configuration Times and Size | 8 |
| Configuration Time | 8 |
| Bitstream Size | 9 |
| CPU Mode | 9 |
| JTAG Mode | 9 |
| Flash Mode | 9 |
| Chapter - 4: Configuration Modes | 10 |
| CPU Mode | 11 |
| Programming Data Ordering | 12 |
| Data Ordering In the ACE Output File | 16 |
| JTAG Mode | 17 |
| JTAG Instructions | 20 |
| Serial Flash Mode | 22 |
| 1D Serial Flash Mode | 23 |
| 4D Serial Flash Mode | 24 |
| Serial Flash Programming Protocol | 26 |
| Chapter - 5: Configuration Interface | 29 |
| Interface Pin Table | 29 |
| i_cpu_csn Behavior and Implementation Details | 35 |
| Pin Behavior | 35 |
| Implementation and Reliability | 35 |
| Clocking | 36 |
| I/O Buffer Implementation Guidelines | 37 |
| Chapter - 6: FPGA Configuration Unit | 39 |
| Features | 39 |
| Bitstream CRC | 39 |
| CRC Calculation in CPU×128 Mode | 40 |
| AES Encryption/Decryption (Optional) | 40 |

| | |
|---|-----------|
| Configuration Memory Scrubbing and SEU Mitigation | 41 |
| Enabling/Disabling Scrubbing Mode and Operations | 41 |
| Configuration Memory Architecture and Addressing | 41 |
| Error Reporting and Correction | 43 |
| Scrubbing Reset | 45 |
| Bit Error Reporting Examples | 46 |
| Error Injection | 47 |
| Configuration Memory Read-Back | 48 |
| Chapter - 7: Power-Up and Configuration Sequence | 49 |
| Device Power-Up | 49 |
| Read Non-Volatile Memories | 50 |
| Clear Configuration Memory | 50 |
| Bitstream Sync, JTAG ID and Instance ID | 52 |
| Load Configuration Bits | 52 |
| CRC | 53 |
| Startup Sequence | 53 |
| User Mode | 56 |
| Chapter - 8: Pin Status Table | 57 |
| Chapter - 9: Bitstream File Generation Through ACE | 58 |
| Bitstream Error Injection | 64 |
| Bitstream Single-Bit Error Injection Example | 64 |
| Bitstream Dual-Bit Error Injection Example | 65 |
| Chapter - 10: Multi-Core Configuration | 66 |
| Implementation and Connectivity Across Programming Modes | 66 |
| CPU Mode | 66 |
| JTAG Mode | 67 |
| Serial Flash Mode | 68 |
| Locking and Unlocking the FCU | 68 |
| Chapter - 11: Achronix Configuration Bus (ACB) Interface | 70 |
| ACB Architecture | 71 |
| ACB Clocking and Resets | 74 |
| ACB Write and Read Protocols | 75 |
| Write to Memory | 75 |

| | |
|--|-----------|
| Read to Memory | 77 |
| ACB Address Space | 78 |
| Chapter - 12: FCU Command List | 79 |
| Command Formats and Details | 79 |
| FCU Register Write | 79 |
| ACB Register Write | 80 |
| FCU/ACB Register Write Waveforms | 81 |
| FCU Register Read | 82 |
| ACB Register Read | 82 |
| FCU/ACB Register Read Waveforms | 82 |
| Configuration Memory Read | 84 |
| FCU Lock | 93 |
| Programming Mode-Specific Implementation Details | 94 |
| CPU Mode | 94 |
| JTAG Mode | 94 |
| Serial Flash Mode | 94 |
| FCU Register Addresses and Settings | 95 |
| Control Registers | 95 |
| Status Registers | 96 |
| Chapter - 13: Design Security | 97 |
| Enabling Design Security | 97 |
| Revision History | 98 |

Protected Document

The full contents of this document are confidential and require a signed non-disclosure agreement (NDA) between Achronix and your company. Talk with your [Achronix sales representative](#) about obtaining an NDA.

Gaining access to Achronix confidential design documents requires the following steps:

1. Ensure that your company/organization has an active NDA with Achronix.
2. Log into your [Achronix support portal](#) account. If you do not yet have a support portal account, please refer to "[How Do I Register for an Achronix Support Account](#)" to register and set up your account.
3. When logged in, click the link "Submit a request" located next to your user name.
4. Select **Document Request** under Submit a request.

Submit a request

Please choose your issue below

-

General Support Issue

ACE License Request

Document Request

Synplify Pro License Refresh Request

5. When the ticket form is selected, a number of ticket fields are revealed. Enter a description of the document(s) you are wanting to access, and click **Submit** when complete.
6. A support engineer will review your request and, if approved, will grant you access to the documents/files.

Note

The fields, Subject and Description are not meaningful for the process, but are nevertheless required to submit the ticket.