

---

# Speedcore Component Library User Guide (UG065)

*Speedcore eFPGA*

---



## Copyrights, Trademarks and Disclaimers

---

Copyright © 2021 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at <http://www.achronix.com/legal>.

### **Achronix Semiconductor Corporation**

2903 Bunker Hill Lane  
Santa Clara, CA 95054  
USA

Website: [www.achronix.com](http://www.achronix.com)  
E-mail : [info@achronix.com](mailto:info@achronix.com)

## Table of Contents

---

Chapter - 1: Introduction .....	7
Chapter - 2: Logic Functions .....	8
MUX4 (Four-Input Multiplexer Gate) .....	8
Instantiation Templates .....	9
MUX8 (Eight-Input Multiplexer Gate) .....	10
Instantiation Templates .....	11
ACX_SYNCHRONIZER, ACX_SYNCHRONIZER_N .....	12
Using ACX_SYNCHRONIZER to Synchronize Reset .....	14
Instantiation Templates .....	14
ACX_SHIFTREG .....	15
Instantiation Templates .....	16
Chapter - 3: Clock Functions .....	18
CLKDIV (Clock Divider) .....	18
.....	19
Instantiation Templates .....	20
CLKGATE (Clock Gate) .....	20
Instantiation Templates .....	21
CLKSWITCH (Clock Switch) .....	22
.....	24
Instantiation Templates .....	25
Chapter - 4: Arithmetic and DSP Functions .....	26
ALU4 (Four-Input Adder/Subtractor with Programmable Load) .....	26
Instantiation Templates .....	28
DSP64 .....	28
DSP64 Pins .....	32
Parameters .....	37
Add/Subtract/Round/Saturate Blocks .....	48
DSP64 Rounding .....	48
DSP64 Verilog Instantiation Template .....	69
DSP64 Verilog Inference Template .....	72
Implementing Finite Impulse Response (FIR) Filters .....	72

ACX_DSP_ACCUMULATOR .....	85
Timing .....	86
ACX_DSP_COUNTER .....	86
Timing .....	87
ACX_DSP_MACC .....	87
Timing .....	88
ACX_DSP_SUM_OF_SQUARES .....	89
Timing .....	90
<b>Chapter - 5: Memories .....</b>	<b>91</b>
BRAMSDP (20-kb Simple Dual-Port Memory with Error Correction) .....	91
Memory Organization and Data Input/Output Pin Assignments .....	96
Read and Write Operations .....	98
Timing Diagrams .....	99
Memory Initialization .....	102
ECC Modes of Operation .....	105
Using BRAMSDP as a Read-Only Memory (ROM) .....	106
Create an Instance .....	106
BRAMTDP (20-kb True Dual-Port Memory) .....	112
Memory Organization and Data I/O Pin Assignments .....	117
Read and Write Operations .....	119
Timing Diagrams .....	121
Memory, Register, and Latch Reset and Initialization .....	123
Create an Instance .....	125
BRAMFIFO (20-kb FIFO Memory with Optional Error Correction) .....	133
Memory Organization and Data Pin Assignments .....	139
FIFO Operation .....	140
FIFO Resets .....	154
Error Detection and Correction .....	156
Instantiation Template .....	157
LRAM (4096-bit (128x32) Simple-Dual-Port Memory) .....	159
Simultaneous Memory Operations .....	162
LRAM Memory Initialization .....	162
Using LRAM as a Read-Only Memory (ROM) .....	163
Create an Instance .....	163
LRAMFIFO (LRAM-Based 128-Word FIFO Memory) .....	165
Parameters .....	167

Instantiation Template .....	177
<b>Chapter - 6: Primitives .....</b>	<b>179</b>
Registers .....	179
Naming Convention .....	179
Register Primitives .....	180
Register Macros .....	206
LUT4 (Four Input Lookup Table) .....	214
Instantiation Templates .....	215
Boundary Pin Cells .....	216
IPIN (Input Data Pin) .....	216
OPIN (Output Data Pin) .....	219
CLK_IPIN (Input Clock Pin) .....	222
CLK_OPIN (Output Clock Pin) .....	224
<b>Chapter - 7: JTAG TAP Controller Functions .....</b>	<b>226</b>
ACX_JTAP_INTERFACE .....	227
Connection to the JTAP Bus .....	228
ACX_JTAP_REG_UNIT .....	229
ACX_JTAP_UNIT .....	231
ACX_JTAP_SHIFT_REG .....	235
Communication .....	236
Selecting a JTAP Unit .....	237
JTAG Reset .....	237
Address Action .....	238
Data Action .....	238
<b>Revision History .....</b>	<b>239</b>

## Protected Document

The full contents of this document are confidential and require a signed non-disclosure agreement (NDA) between Achronix and your company. Talk with your [Achronix sales representative](#) about obtaining an NDA.

Gaining access to Achronix confidential design documents requires the following steps:

1. Ensure that your company/organization has an active NDA with Achronix.
2. Log into your [Achronix support portal](#) account. If you do not yet have a support portal account, please refer to "[How Do I Register for an Achronix Support Account](#)" to register and set up your account.
3. When logged in, click the link "Submit a request" located next to your user name.
4. Select **Document Request** under Submit a request.

## Submit a request

Please choose your issue below

-
General Support Issue
ACE License Request
<b>Document Request</b>
Synplify Pro License Refresh Request

5. When the ticket form is selected, a number of ticket fields are revealed. Enter a description of the document(s) you are wanting to access, and click **Submit** when complete.
6. A support engineer will review your request and, if approved, will grant you access to the documents/files.

### Note

The fields, Subject and Description are not meaningful for the process, but are nevertheless required to submit the ticket.