
Speedcore Configuration User Guide (UG061)

Speedcore eFPGA

achronix
SEMICONDUCTOR CORPORATION

Copyrights, Trademarks and Disclaimers

Copyright © 2016 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at <http://www.achronix.com/legal>.

Achronix Semiconductor Corporation

2953 Bunker Hill Lane, Suite 101
Santa Clara, CA 95054
USA

Phone : 855.GHZ.FPGA (855.449.3742)
E-mail : info@achronix.com

Table of Contents

Chapter - 1: Overview	5
Chapter - 2: Interface Performance	6
Chapter - 3: Configuration Times	7
Chapter - 4: Configuration Modes	8
CPU Mode	9
Programming Data Ordering	10
JTAG Mode	13
Serial Flash Mode	15
×1 Serial Flash Mode	16
×4 Serial Flash Mode	17
Serial Flash Programming Protocol	19
Chapter - 5: Configuration Interface	22
Interface Pin Table	22
Clocking	27
I/O Buffer Implementation Guidelines	28
Chapter - 6: FPGA Configuration Unit	30
Features	30
Bitstream CRC	30
AES Encryption/Decryption (Optional)	31
Configuration Memory Scrubbing and SEU Mitigation	31
Enabling/Disabling Scrubbing Mode and Operations	31
Configuration Memory Architecture and Addressing	32
Error Reporting and Correction	33
Scrubbing Reset	35
Bit Error Reporting Examples	35
Error Injection	37
Configuration Memory Read-Back	38
Read-Back Data Ordering	39
Chapter - 7: Power-Up and Configuration Sequence	41
Device Power-Up	41

Read Non-Volatile Memories	42
Clear Configuration Memory	42
Bitstream Sync, JTAG ID and Instance ID	43
Load Configuration Bits	44
CRC	44
Startup Sequence	44
User Mode	47
Chapter - 8: Bitstream File Generation Through ACE	48
Chapter - 9: Multi-Core Configuration	51
Chapter - 10: Achronix Configuration Bus (ACB) Interface	53
ACB Architecture	54
ACB Clocking and Resets	57
ACB Write and Read Protocols	58
Non-Blocking Write	59
Blocking Write	59
Read	60
ACB Address Space	61
Chapter - 11: FCU Command List	62
Command Formats and Details	62
FCU Register Write	62
FCU Register Read	63
ACB Register Write	63
ACB Register Read	64
Programming Mode-Specific Implementation Details	64
CPU Mode	64
JTAG Mode	64
Serial Flash Mode	65
FCU Register Addresses and Settings	65
Chapter - 12: Design Security	66
Enabling Design Security	66
Revision History	67

For the complete document, visit the Achronix FTP at:

<https://secure.achronix.com>

Navigate to the Speedcore Documentation section under:

</public/Achronix/Documentation/Speedcore/>

Registration is required. Click Sign In to log in. If you do not have a login, you can request an account through the following page:

<http://www.achronix.com/company/contact-us.html>