# Software Development Kit User Guide (UG107)

**Speedster FPGAs** 

**Preliminary Data** 



## Copyrights, Trademarks and Disclaimers

Copyright © 2023 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedster and VectorPath are registered trademarks, and Speedcore and Speedchip are trademarks of Achronix Semiconductor Corporation. All other trademarks are the property of their prospective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at http://www.achronix.com/legal.

#### **Preliminary Data**

This document contains preliminary information and is subject to change without notice. Information provided herein is based on internal engineering specifications and/or initial characterization data.

#### **Achronix Semiconductor Corporation**

2903 Bunker Hill Lane Santa Clara, CA 95054 USA

Website: www.achronix.com E-mail: info@achronix.com

## Table of Contents

Chapter - 1: Introduction	15
Chapter - 2: SDK Software Stack	16
Chapter - 3: Downloading, Compiling, and Installing the Achronix SDK	17
Prerequisites	18
Downloading the Achronix SDK	19
Unzipping the Achronix SDK	19
Compiling and Installing the Achronix SDK	19
Compiling and Installing the Achronix SDK for Use With the Achronix Driver  Compiling with Debug Symbols	20
Uninstalling the SDK and Device Driver  Starting the Device Driver  Starting the Device Driver	21
Compiling and Installing the Achronix SDK for Use With the BittWare Driver	
Compiling with Debug Symbols	
Installing the SDK	
Starting the Device Driver	
Testing the Achronix PCIe Device Driver	
Testing the Achronix SDK	
Chapter - 4: Modifying the Device Driver	
Modifying the Achronix Device Driver	25
Modifying the BittWare Device Driver	25
Chapter - 5: Developing Applications	26
Minimum Requirements	
Developing Applications Without High-Level SDK Code	26
Chapter - 6: The PCIe Programming Model	27
Linux Host Memory Mapped Addressing	27

PCIe Configuration Example	
Example BAR Configuration	
Example Software Implementation	
Implementation Recommendations	31
Address Translation Unit (ATU)	
BAR Match Mode	
Address Match Mode	32
MSI-X Interrupts	33
DMA Transfers	
2D NoC Physical Address Calculations	
Basic DMA Operation	
Linked List Mode	36
Chapter - 7: Design Requirements	38
Achronix_DDR4.cpp	38
Achronix_GDDR6.cpp	38
Achronix_PCI.cpp	38
DMA_example.cpp	38
Chapter - 8: SDK Functions	39
Quick Reference Table	39
util_calc_nap_absolute_addr()	40
Description	40
Call	40
Arguments	40
Return Value	40
util_wait_microseconds()	41
Description	
Call	
Arguments	
Return Value	
util_wait_seconds()	
Description	
Call	
Arguments	
pci_reg_write_offset()	43

Description	
Call	
Arguments	
Return Value	
pci_reg_read_offset()	
Description Call	
Arguments	
Return Value	
pci_reg_set_bits_offset()	
Description	
Call	
Arguments	45
Return Value	45
pci_reg_clear_bits_offset()	. 46
Description	
Call	46
Arguments	
Return Value	. 46
pci_read_reg_ctrl_version()	
Description	
Call	
Arguments	
pci_link_is_up()	
Description Call	
Arguments	
Return Value	
dma_build_data_descriptor()	
Description	
Call	
Arguments	
Return Value	49
dma_build_link_descriptor()	. 50
Description	
Call	. 50

	Arguments	
dn	na_init()	51
	Description	
	Arguments	
dn	Return Valuea_config()	
un	Description	
	Call	
	Return Value	
dn	na_start()	
	Call	
	Arguments	
dn	na_halt()	
	Description	
	Arguments	
.1.	Return Value	
an	na_print_stats()	
	Call	
	Return Value	
dn	na_get_status()	
	Call	
	Arguments	
dn	na_wait()	
	Description	. 57
	Call     Arguments	
	Return Value	. 57

atu_get_context()	58 58 58
atu_find_regions()  Description  Call  Arguments  Return Value	59 59 59
atu_get_region()       6         Description       6         Call       6         Arguments       6         Return Value       6	60 60 60
atu_put_region()  Description  Call  Arguments  Return Value	61 61 61
msix_is_enabled()       6         Description       6         Call       6         Arguments       6         Return Value       6	62 62 62
msix_get_table_size()       6         Description       6         Call       6         Arguments       6         Return Value       6	63 63 63
msix_get_context()       6         Description       6         Call       6         Arguments       6         Return Value       6	64 64 64
msix_get_vector()	

Call	65
Arguments	
Return Value	
msix_get_pending_bit()	66
Description	66
Call	66
Arguments	66
Return Value	
msix_set_function_mask()	67
Description	
Call	
Arguments	
Return Value	
msix_set_vector_mask()	
Description	
Call	
Arguments	
Return Value	68
msix_print_vectors()	69
Description	69
Call	69
Arguments	69
Return Value	69
msix_print_pending_bits()	70
Description	
Call	
Arguments	
Return Value	
msix_interrupt()	
Description	
Call	
Arguments	71
Return Value	71
msix_interrupt_wait()	72
Description	
Call	72
Arguments	72

Return Value	'2
msix_cancel_wait()       7         Description       7         Call       7         Arguments       7         Return Value       7	'3 '3 '3
Chapter - 9: SDK Structures 7	4
DmaCommand_t7Description7Definition7Fields7	'4 '4
DMADataDescriptor7Description7Definition7Fields7	'6 '6
DMALinkDescriptor       7         Description       7         Definition       7         Fields       7	77 77
Chapter - 10: SDK Classes	8
PCIDevice       7         Description       7         Definition       7         Member Functions       7	'8 '8
DMAHostBuffer       8         Description       8         Definition       8         Member Functions       8	0
DMADescriptorList	32 34
ATUContext	6

ATURegion  Description  Definition  Member Functions	87 87
MSIXContext Description Definition Member Functions Members	91 91 91
Chapter - 11: Driver Translation Resource Handles	93
ACX_PCIE_dev_handle  Description	
ACX_BAR_handle	
ACX_DMA_buffer_handle	
Chapter - 12: Driver Translation Functions	94
acx_pcie_device_open()  Description  Call  Arguments  Return Value	94 94 94
acx_pcie_device_close()  Description  Call  Arguments  Return Value	95 95 95
acx_bar_init()  Description  Call  Arguments  Return Value	96 96 96
acx_bar_cleanup()  Description  Call  Arguments	97 97

Return Value	07
acx_get_bar_size()	
Description	
Call	
Arguments	
Return Value	98
acx_get_bar_start()	99
Description	99
Call	99
Arguments	99
Return Value	99
acx_dma_malloc()	100
Description	100
Call	100
Arguments	100
Return Value	100
acx_dma_free()	101
Description	
Call	101
Arguments	101
Return Value	101
acx_read_uint8()	102
Description	
Call	
Arguments	102
Return Value	
acx_read_uint16()	103
Description	
Call	
Arguments	
Return Value	
acx_read_uint32()	
Description	
Call	
Arguments	
Return Value	
acx_read_uint64()	105

	Description	105
	Call	
	Arguments	
	Return Value	105
ac	x_write_uint8()	106
	Description	106
	Call	
	Arguments	
	Return Value	106
ac	x_write_uint16()	107
	Description	107
	Call	
	Arguments	107
	Return Value	107
ac	x_write_uint32()	108
	Description	108
	Call	108
	Arguments	108
	Return Value	108
ac	x_write_uint64()	109
	Description	109
	Call	109
	Arguments	109
	Return Value	109
ms	six_status_to_string()	110
	Description	. 110
	Call	. 110
	Arguments	. 110
	Return Value	. 110
ac	x_interrupt_wait()	. 111
	Description	
	Call	. 111
	Arguments	. 111
	Return Value	. 111
ac	x_cancel_wait()	112
	Description	
	Call	

#### Software Development Kit User Guide (UG107)

Arguments	112
-	
Return Value	
Chapter - 13: Porting Guide	113
Porting to Version 1.9	113
ACX Resource Handles	
BARs and the acxsdk::PCIDevice Object	
Part Name Removals	114
Miscellaneous	
Revision History	115



## Chapter - 1: Introduction

The Achronix Software Development Kit (SDK) is a set of functions and data structures which enable users of the Speedster®7t FPGA family to write applications that communicate with and control their designs using the PCIe interface. The SDK consists of pre-compiled binary (private) libraries, source code for common public libraries, and source code for several example applications showing how common features can be implemented.

The SDK also contains the source code for a Linux PCle device driver. The SDK can optionally be compiled to support either this native Achronix driver, or the PCle driver from BittWare depending on user requirements. Contact BittWare to obtain the installer for their PCle driver, if desired.

## Chapter - 2: SDK Software Stack

The Achronix SDK is built on top of either the BittWare or Achronix device driver library. Either driver library supplies low-level routines that provide the following functions:

- · Bind to a VectorPath® S7t-VG6 accelerator card
- · Open and close the VectorPath device
- Perform memory-mapped reads and writes to the device
- Allocate DMA buffers
- · Perform other hardware-specific tasks

The device driver itself is built on top of the Linux kernel API. In order to support both BittWare and Achronix drivers, the Achronix SDK includes a set of functions called driver translations. The Achronix driver translations act as a layer between the Achronix SDK code and the native driver functions, providing common functionality between the Achronix and BittWare drivers and allow for reuse of application code that supports both drivers.

Application code that must communicate with the PCIe device therefore operates by calling the Achronix SDK APIs and linking with the Achronix (and, optionally, BittWare) SDK shared libraries.

A conceptual diagram of the software stack is shown in the following figure.




Figure 1: Software Stack

# Chapter - 3: Downloading, Compiling, and Installing the Achronix SDK

The Achronix SDK is shipped in the form of a Linux ZIP file. That file may be downloaded, unzipped, and compiled in any suitable location. The example applications can even be run out of that same download location if the environment is configured correctly, but this user guide assumes that, after compilation, the SDK is installed into its standard location in /opt/achronix. Installation requires administrator (root) privileges. See the included README.txt file for details.

The unzipped Achronix SDK has the following directory structure:




Figure 2: Achronix SDK Directory Structure

#### Prerequisites

The Achronix SDK includes the source code for a native PCIe device driver, allowing it to be used in a standalone configuration with no dependencies. The Achronix SDK can also optionally be compiled with support for the PCIe device driver from BittWare. Before compiling with the BittWare driver, first install the BittWare software development kit (SDK) for the VectorPath accelerator card, available from the BittWare VectorPath developer portal at https://developer.bittware.com. See the Support Article for help getting started. Access to the BittWare developer portal and the SDK download is available only to verified purchasers of the VectorPath accelerator card. Please contact BittWare Support to obtain a developer account.

The following shows the default locations for installation of the BittWare SDK:

```
BittWare SDK FIle Locations

BittWare include files : /usr/share/bittware-sdk/include

BittWare library files : /usr/lib/x86_64-linux-gnu
```

If the BittWare SDK is installed to a different location, the appropriate entries in each of the Achronix makefiles must be updated.

The Linux GCC compiler must also be installed and available in the path. The SDK requires C++ 14 support, available in GCC versions 5.2 and later.

#### Note



The Achronix SDK is currently only available for the Linux platform with an installed Achronix VectorPath S7t-VG6 accelerator card. It has been tested, and is certified to compile and link on Ubuntu Linux 20.04 LTS and Ubuntu Linux 22.04 LTS. For support on other Linux distributions, Microsoft Windows, or non-VectorPath cards, please contact support@achronix.com.

## Downloading the Achronix SDK

The Achronix SDK package, including this document, is shipped in the form of a zip file with a name that includes the release number and date, such as  $achronix\_sdk\_v1.9.1\_2023\_05\_23-03\_18\_40.zip$ . The file can be downloaded from the Achronix support portal, using the knowledge base article, How do I Download the Achronix SDK?.

## Unzipping the Achronix SDK

Unzip the SDK using the standard Linux unzip command as follows, substituting the current version number and release date in the filename:

```
$ unzip achronix sdk v1.9.1 2023 05 23-03 18 40.zip
```

## Compiling and Installing the Achronix SDK

The Achronix SDK must be compiled and installed before it can be tested or used to build a custom application. Build instructions are slightly different depending on whether the Achronix or the BittWare PCIe device driver is used. For this reason, compilation instructions have been split into two separate sections:

- For use with the Achronix driver, please follow instructions in the Compiling and Installing the Achronix SDK for use with the Achronix Driver (see page 19) section
- For use with the BittWare driver, please follow instructions in the Compiling and Installing the Achronix SDK for use with the Bittware Driver (see page 21) section



#### Warning!

If both the Achronix and BittWare drivers are installed, they can conflict with each other. Both drivers should *NOT* be installed at the same time unless they are configured to bind to different Vendor/Device ID pairs. Refer to the Modifying the Device Driver section for information about configuring devices to which the driver can bind.

# Compiling and Installing the Achronix SDK for Use With the Achronix Driver

Support for the Achronix PCIe device driver is built by default. To build the driver and SDK libraries, follow these steps:

```
$ cd SDK - Change to the source code directory
$ make clean - Delete all object (.o), shared object (.so) libraries, and executables
$ make - Compile the device driver, SDK, device driver test/tools applications, and SDK
example applications
```

The Achronix SDK libraries, lib/libacxsdk-priv-ac.so and lib/libacxsdk-pub.so, comprise all of the functions defined in the header files in the /include directory. These functions are available to any application by linking the shared object files into any application build.

The device driver is built as a kernel plugin object file, drivers/acxpcie/acxpcie.ko. An associated driver API library file, drivers/lib/libacxdev.so, comprises all of the functions defined in the drivers/lib/acxdev\_api.h header file. Applications built to support the Achronix PCIe driver must also link to this shared object file.

#### Compiling with Debug Symbols

In order to facilitate debugging, the SDK libraries and driver can optionally be compiled with debug symbols. Follow these steps:

```
$ cd SDK - Change to the source code directory
$ make clean - Delete all object (.o), shared object (.so) libraries, and executables
$ make DEBUG=y - Compile with debugging symbols
```

#### Installing the SDK and Device Driver

This user guide assumes that the SDK and device driver are installed into a standard location, which is under /opt/achronix. Follow these steps:



#### **Note**

The installation procedure must be run with administrator (root) privileges.

```
$ cd SDK - Change to the source code directory
$ sudo make install - Install the SDK
```

The installation location may be changed with an option to the make command as follows:

#### Note



This procedure is inteded for advanced users. Additional setup might be required to start the driver, link and run applications from a non-standard location.

```
$ cd SDK - Change to the source code directory
$ sudo make install INSTALL_ROOT='/my/location' - Install the SDK to an alternate location
```

The installer prints verbose messages to the console indicating where the different components are being installed. For example:

- 1. API include files are installed in /opt/achronix/include.
- 2. API shared library files are installed in /opt/achronix/lib.
- 3. Symlinks to the shared libraries are created in a common location, which could be (depending on the Linux distribution used):
  - /lib
  - /lib64
  - /usr/lib
  - /usr/lib64

- 4. Achronix PCIe driver files:
  - The driver plugin is installed in /opt/achronix/driver/acxpcie.ko
  - The driver plugin is also installed in /lib/modules/\$(uname -r)/extra/acxpcie.ko
  - The driver test and tool binaries are installed in /opt/achronix/bin

#### Uninstalling the SDK and Device Driver

To remove the SDK and device driver files from the installation locations, follow these steps:

```
$ cd SDK - Change to the source code directory
$ sudo make uninstall - Uninstall the SDK
```

The un-installation location may be changed with an option to the make command as follows:

```
$ cd SDK - Change to the source code directory
$ sudo make uninstall INSTALL_ROOT='/my/location' - Uninstall the SDK from an alternate location
```

#### Starting the Device Driver

If the device driver has been installed in the standard location under /lib/modules, as previously described, it can be started automatically by rebooting the computer. The kernel finds and starts the driver automatically. It can also be started manually without a reboot using the following command, run as root:

```
$ sudo modprobe acxpcie - Start the Achronix device driver
```

If the FPGA is already programmed with a bitstream that supports PCIe, the driver binds to the device immediately. Otherwise, the driver binds to the device after the FPGA is programmed.

# Compiling and Installing the Achronix SDK for Use With the BittWare Driver

#### Note



For information on installing/uninstalling, starting/stopping, and configuring the BittWare driver, please follow the BittWare installation instructions.

#### Compiling the Achronix SDK

Support for the BittWare PCIe device driver is not built by default. To build the SDK libraries, follow these steps:

```
$ cd SDK - Change to the source code directory
$ make clean - Delete all object (.o), shared object (.so) libraries, and
executables
$ make USE_DRIVER=bittware - Compile the SDK and SDK example applications
```

The Achronix SDK libraries, <code>lib/libacxsdk-priv.so</code> and <code>lib/libacxsdk-pub.so</code>, comprise all of the functions defined in the header files in the <code>/include</code> directory. These functions are then available to any application by linking the shared object files into any application build.

#### Compiling with Debug Symbols

In order to facilitate debugging, the SDK libraries and driver can optionally be compiled with debug symbols. Follow these steps:

```
$ cd SDK - Change to the source code directory
$ make clean - Delete all object (.o), shared object (.so) libraries, and
executables
$ make USE_DRIVER=bittware DEBUG=y - Compile with debugging symbols
```

#### Installing the SDK

This user guide assumes that the SDK is installed into a standard location under <code>/opt/achronix</code>. Follow these steps:



#### **Note**

The installation must be run with administrator (root) privileges.

```
$ cd SDK - Change to the source code directory
$ sudo make USE_DRIVER=bittware install - Install the SDK
```

The installation location may be changed with an option to the make command as follows:

#### Note



This procedure is intended for advanced users. Additional setup might be required to link and run applications from a non-standard location.

```
$ cd SDK - Change to the source code directory
$ sudo make USE_DRIVER=bittware install INSTALL_ROOT='/my/location' - Install the SDK to an alternate location
```

The installer prints verbose messages to the console indicating where the different components are being installed. For example:

- 1. API include files are installed in /opt/achronix/include.
- 2. API shared library files are installed in /opt/achronix/lib.

- 3. Symlinks to the shared libraries are created in a common location, which could be (depending on the Linux distribution used)
  - /lib
  - /lib64
  - /usr/lib
  - /usr/lib64

#### Uninstalling the SDK

To remove the SDK files from the installation locations, follow these steps:

```
$ cd SDK - Change to the source code directory
$ sudo make uninstall - Uninstall the SDK
```

The un-installation location may be changed with an option to the make command as follows:

```
$ cd SDK - Change to the source code directory
$ sudo make uninstall INSTALL_ROOT='/my/location' - Uninstall the SDK from an alternate location
```

#### Starting the Device Driver

See the documentation that comes with the BittWare SDK for instructions on starting the BittWare PCIe device driver.

## Testing the Achronix PCIe Device Driver

To verify that the VectorPath card and the Achronix PCIe device driver (if used) have been installed properly, run the driver unit tests as follows:

- 1. Make sure that the VectorPath card has been plugged into the system, and that is is programmed with a bitstream containing a PCIe configuration.
- 2. Start the Achronix driver as previously described:

```
$ sudo modprobe acxpcie
```

3. Verify that the VectorPath card has been enumerated by the host, and that the driver has bound to it using the built-in Linux lsmod and lspci commands:

4. Another option is to also look at the end of the kernel kern.log file to verify that the correct driver has bound to the card. For example:

```
$ sudo tail -f /var/log/kern.log
Mar 7 20:42:24 sjc-lab47 kernel: [ 767.684873] ac7t15xxmodule loaded: ACXDEV_2_0_0217dev
Mar 7 20:42:24 sjc-lab47 kernel: [ 767.685016] ac7t15xx 0000:65:00.0: acxdev_probe(vendor: 0x1b59 device:0x0069)
```

5. Run the following driver unit test commands:

```
$ sudo /opt/achronix/bin/test_open
$ sudo /opt/achronix/bin/test_dmaalloc
$ sudo /opt/achronix/bin/test_dbi
```

## Testing the Achronix SDK

To verify that the SDK libraries and examples have been compiled and installed properly, run the DMA example as follows:

- 1. Ensure that the VectorPath card is plugged into the system, and that it is programmed with the pcie\_gddr6\_ddr4\_vp\_demo design bitstream, which can be downloaded separately from the Achronix Support website.
- 2. Run the following command to see the available command line options:

```
$ <achronix_SDK>/examples/DMA_example/dma_example --help
```

3. Run the following command to perform a small DMA test:

```
$ <achronix_SDK>/examples/DMA_example/dma_example -b 0x400000 -d H2D2H_SIM -e DDR4 -f random
```

The test performs the following steps:

- 1. Allocates two 4MB buffers on the host server.
- 2. Fills the first buffer with random data.
- 3. Transfers the contents of the buffer from the host to the device (the H2D direction) into the DDR4 memory space.
- 4. Transfers the same data back from device to the host (the D2H direction) into the second memory buffer.
- 5. Compares the two buffers to verify that the data made the round trip without errors.
- 6. Computes the achieved bandwidth in each direction.

## Chapter - 4: Modifying the Device Driver

One aspect of the driver typically must be modified for every end application. Every PCIe device must be assigned a vendor ID and a device ID code, both of which are 4-digit hex (16-bit binary) numbers. The vendor ID and device ID in the bitstream are configured in the ACE IP designer. In order to bind to the device in use, the driver code must be configured to recognize the same vendor ID and device ID pair programmed into the device. By default, the driver code is configured to recognize the Achronix vendor ID,  $0 \times 1059$ , and a common device ID,  $0 \times 0069$ , used in most of the Achronix demonstration designs. The following instructions should be applied if using custom vendor ID and/or device ID codes.

## Modifying the Achronix Device Driver

The Achronix PCIe device driver is intended to serve as a reference implementation that can be extended for custom applications. Do the following to add support for custom ID codes:

1. Modify the file drivers/acxpcie/pci.h to add #define values as needed:

```
// Supported PCIe Vendor ID codes
#ifndef PCI_VENDOR_ID_ACHRONIX
#define PCI_VENDOR_ID_ACHRONIX 0x1b59
#endif

// Supported PCIe device ID codes
#define PCI_DEVICE_ID_ACHRONIX_TEST1 0x0069
#define PCI_DEVICE_ID_ACHRONIX_TEST2 0xface
```

2. Modify the file drivers/acxpcie/pci.c to add new #define values to the pci\_device\_ids array:

```
const struct pci_device_id pci_device_ids[] = {
    {PCI_DEVICE(PCI_VENDOR_ID_ACHRONIX, PCI_DEVICE_ID_ACHRONIX_TEST1)},
    {PCI_DEVICE(PCI_VENDOR_ID_ACHRONIX, PCI_DEVICE_ID_ACHRONIX_TEST2)},
    {0}
};
```

## Modifying the BittWare Device Driver

Contact BittWare technical support for instructions to add support for custom Vendor and Device ID values.

## Chapter - 5: Developing Applications

To develop custom applications with the SDK, it is recommended to follow the same format as one of the existing example applications. It is necessary to include the same BittWare and Achronix SDK header files, and to link with the same set of shared library files. Consult the included makefiles for more detail.

## Minimum Requirements

#### Compilation

The following are the minimum requirements necessary to compile and link the Achronix SDK into custom software:

- Include the Achronix SDK header files in the /opt/achronix/include directory into C/C++ code
- Include the Achronix SDK shared object files in the /opt/achronix/lib directory when linking
- If using the BittWare driver, ensure that the BittWare library files are installed in /usr/lib/x86\_64-linux-gnu and that they are also included when linking
- If the Achronix SDK shared-object (.so) library files have been installed somewhere other than a standard location (e.g., the default /lib location), the environment variable LD\_LIBRARY\_PATH must be set to include the location where those libraries can be found

## Developing Applications Without High-Level SDK Code

Achronix suggests using the Achronix SDK high-level functions and constructs for ease of development. However, it is recognized that, in some cases, it might be desired to forgo usage of the high-level SDK functions and constructs to specially tune applications for specific needs. In this case, Achronix suggests using the driver translations as a foundation for the application development to enable support for the use of current or future drivers.

## Chapter - 6: The PCIe Programming Model

PCIe devices such as the VectorPath card are memory-mapped I/O devices, meaning that they present their capabilities to the host CPU as one or more regions of memory that are mapped into the host memory space. Software that reads from and writes to registers or memories on the FPGA implement those operations by reading or writing to the appropriate address on the host. Reads and writes between host memory and device memory, in either direction, can also be implemented using direct memory access (DMA) transactions though a DMA controller built into the Speedster7t AC7t1500 FPGA. Finally, the device can also signal the host using interrupts through the PCIe standard MSI-X protocol. Each of these topics are discussed in more detail in the following text.

In order to determine the correct address for a memory space in the FPGA, whether within the interface subsystems (such as GDDR6) or the fabric (such as a NAP), it is necessary to understand the differences between how the FPGA and the host software map their address spaces.

## Linux Host Memory Mapped Addressing

In order to implement the memory-mapped I/O abstraction, a PCIe controller reads base address registers (BARs) in the device. The BARs specify mappings from the host machine physical address space onto the PCIe device internal address space(s). Each BAR defines the size of an address space, and the local (host) base address of a block of mapped memory. During PCIe enumeration, for each BAR, the host allocates a memory region of the size requested by the BAR, maps that memory into the host (usually 64-bit) physical memory space, and writes the base address of that memory region into the BAR.

On the device side, each BAR maps to a memory region of the same size in the FPGA address space. When host software must read from, or write to, a physical address covered by one of the BARs, it can request that the device driver map that BAR physical addresses into the application virtual address space. Reads from or writes to those virtual addresses are then intercepted by the host PCIe controller, and then routed to the correct location on the FPGA.

## FPGA Memory Addressing

The FPGA maps all addresses into a 42-bit linear address space defined by the built-in 2D Network-on-Chip (2D NoC), giving access to all of the configuration/status registers, all external memory IP locations, and all internal network access points (NAPs) of the 2D NoC. In this 42-bit linear space, each interface subsystem can be addressed as a hierarchy of addresses, sub-divided as follows:

- Space major different memory areas such as CSR\_SPACE (interface subsystem registers), NAP\_SPACE (NAPs in the programmable fabric) and DDR4\_SPACE, GDDR6\_SPACE (external memories).
- Target either interface subsystem IP blocks normally within the CSR\_SPACE, e.g., PCIE\_0, PCIE\_1, ETHERNET\_0, etc., or individual external memory controllers, e.g., GDDR6\_0, GDDR6\_1, etc.
- IP ID within an interface subsystem, individual blocks. So, for example, with Ethernet, the CORE registers, then SERDES\_0 and SERDES\_1 register areas.
- Address the memory address.

The overall size within each of these areas varies. However, the two most common to be accessed by external software are CSR SPACE and NAP SPACE. They have the following addressing:

#### Table 1: CSR\_SPACE Addressing

Name	Space	Target	IP_ID	Register Address
CSR_SPACE	Bits [41:34]	Bits [33:28]	Bits [27:24]	Bits [23:0]

#### Table 2: NAP\_SPACE Addressing

Name	Space	NAP Column	NAP Row	Register Address
NAP_SPACE <sup>(1)</sup> (2)	Bits [41:35]	Bits [34:31]	Bits [30:28]	Bits [27:0]

#### **Table Notes**

- 1. The NAPs are numbered from 1 for placement constraints within the device. However, they are addressed from 0 in the above addressing table.
- 2. The SDK function util\_calc\_nap\_absolute\_address() returns bits [41:28] of the device address when given the NAP column and row locations (numbered from 1).

The 2D NoC and its address mappings are described in much greater detail in the *Speedster7t Network on Chip User Guide* (UG089).

Each physical function in the PCle controller on the Speedster7t FPGA contains six 32-bit (or three 64-bit) BAR registers, each of which supports up to a 64MB address space. Because the Speedster 7t FPGA 2D Network-on-Chip (2D NoC) exposes a much larger 42-bit address space, it should be clear that the entire device address space cannot be mapped into the host in its entirety using a static BAR mapping. It is therefore necessary to be aware of those size limitations when designing applications, and to configure the BARs and their sizes to match those requirements.

The size of each BAR, and FPGA base address(es) assigned to each BAR, are defined for each physical function in the PCIe IP configuration menu in the ACE I/O designer, and stored in a hardware controller called the address translation unit (ATU). Refer to the *Speedster7t PCIe User Guide* (UG098), available under NDA, for more information about configuring ATU BAR mappings in the bitstream (see the knowledge base article, How do I gain Access to Confidential Documents?). However, the ATU configuration can also be modified by applications at runtime using functions in the SDK, providing one mechanism to overcome the mismatch between the maximum BAR sizes, and the size of the FPGA address space. The function and capabilities of the ATU are described in more detail in the section, Address Translation Unit (see page 31).

It is important to emphasize that BAR register configuration is specific to a design. The capabilities of a user application must match the BAR register sizes and device address assignments in the design. When mapping a BAR to a CSR register space, or the address of a NAP for example, the design and user application must agree on those BAR sizes and address mappings.



#### Warning!

The BAR register configurations are specific to a design. The user application must be written such that it aligns with those configurations.

Another method to overcome the mismatch between the maximum BAR sizes, and the size of the FPGA 42-bit address space, as well as to achieve much higher bandwidth, direct memory access (DMA) can be used instead of memory-mapped BAR reads and writes. Refer to the DMA Transfers (see page 33) section for more information about DMA.

#### Note



DMA accesses do not use BAR registers for the transfers. DMA transfers occur directly between the device addresses and the physical address within the host. BAR registers are used, however, for control and monitoring of the DMA transfers.

## PCle Configuration Example

To understand the requirement for alignment between the BAR assignments and ATU mappings in a design, and the implementation of applications written to run on that design, the demonstration design <code>pcie\_gddr6\_ddr4\_vp\_demo</code> is used as an example. That design demonstrates PCle DMA to and from external memory, (DDR4 and GDDR6), and also to a NAP in the fabric, using the <code>DMA\_example</code> application provided within the Achronix SDK.

#### **Example BAR Configuration**

PCIe IP configurations, including the BAR assignments, are specified in the ACE I/O designer as well. The I/O designer is accessed from the IP configuration perspective in the ACE GUI. The PCIe configuration parameters are written by the I/O designer into the design file /src/acxip/pcie\_express\_x16.acxip, which must be included in the ACE project specification. The BARs for this demonstration design are configured in the I/O designer as shown in the following table.

**Table 3: Example BAR Mappings** 

BAR	Туре	Size (Bytes)	42-Bit 2D NoC Address	FPGA memory space	
0	Memory	64M	0x042_4000_0000	NAP located in column 5, row 5.	
1	Memory	1M	0x043_e000_0000	NAP located in column 8, row 7.	
2	Interrupt	1M	0x000_0000_0000	Used by PCIe core for MSI-X interrupts.	
3	Memory	1M	0x081_9100_0000	Base of CSR_SPACEPCIE_1BASE_IP.	
4	Memory	1M	0x002_0000_0000	GDDR6 controller 0, channel 1.	
5	Memory	1M	0x100_0000_0000	Base of DDR4 memory.	

The two mandatory BAR mappings in this design are BAR 0 and BAR 3.

BAR 0 maps to a NAP located in column 5, row 5. Referencing the file /src/constraints /ace\_placements.pdc, this NAP connects to a fabric-based register control block macro. This block provides status and control signals from/to the design, operating the DDR4 training transactions, and monitoring the GDDR6 training status among other functions.

```
Excerpt From ace_placements.pdc

# Register control block NAP placed in 5,5
set_placement -fixed {i:i_reg_control_block.i_axi_master.i_axi_master} {s:x_core.NOC[5][5].logic.
noc.nap_m}
```

BAR 1 maps to a NAP located in column 8, row 7. This NAP is connected to a BRAM responder macro, which makes a BRAM directly available to the host over PCIe and the 2D NoC.

BAR 2 provides access to the MSI-X vector tables and pending bits. It is used by the MSIX\_example application.

BAR 3 is mapped to the control and status register (CSR) space within the PCIe core. This mapping is required to allow the software to access the registers that configure and control the DMA transfers. Without this mapping, the application would not be able to perform DMA.

#### Note



It is strongly recommended that all designs have one BAR mapped to the PCle config status register (CSR) space (address  $0 \times 081\_9100\_0000$ ). A CSR BAR is required in the application to access any DMA or PCle core functions.

BAR 4 and BAR 5 map the the base of the GDDR6 and DDR4 off-chip memory arrays, respectively.

#### **Example Software Implementation**

Referencing the DMA\_example in /demo/sw/examples/DMA\_example.cpp, it can be seen how BAR 0 and BAR 3 are used to access the register control block and the PCIe CSR registers, respectively.

```
Excerpt From DMA_example.cpp

// Configure mapping for each BAR.
// IMPORTANT - These can change on a per-design basis.
ACX_BAR_handle* reg_ctrl_bar = device.get_bar_handle(0); // Mapped to the register control block in the fabric
ACX_BAR_handle* csr_bar = device.get_bar_handle(3); // Mapped to the Control Status
Registers
....
// DDR4 training is controlled and monitored by the reg_ctrl block, which is
// accessed by one of the BARs
if (acx::ddr4_run_training( device, reg_ctrl_bar, /*train_override*/ false, /*verbose*/ true) !=
0 ) {
....
// Initialize the DMA core. Resets both engines (read and write) and sets arbitration weights.
Only need to do this once.
acx::dma_init( device, csr_bar, part, pcie_core );
```

#### Implementation Recommendations

To ensure alignment between the device and the software, the following is recommended:

- Assign a BAR to the PCle config status registers (offset 0x081\_9100\_0000). Use this BAR for all PCle CSR accesses in the software.
- If the design contains a register control block with a NAP, define a BAR with an address that matches the
  placement location of that NAP (defined in the ace\_placements.pdc file). Use this BAR in the software
  for all accesses to registers in the register control block.
- DMA transfers do not use BARs. To obtain the device address of a NAP for DMA access, call acx: util\_calc\_nap\_absolute\_address(). For GDDR6 or DDR4 device addresses use the <target> SPACE define from /include/Achronix SDK.h, and add in the required memory offset.
- To perform memory-mapped reads and writes to device registers or memories without using DMA (sometimes called BAR reads and writes), define a BAR with a base address and size that covers the region of memory to be accessed. For example, refer to BAR 1, 4, and 5 defined in the Example BAR Mappings (see page 29) table. They map to a BRAM, GDDR6, and DDR4 memories, respectively.

## Address Translation Unit (ATU)

Mappings between the host 64-bit physical address space, and the 42-bit device address space, are performed by the address translation unit (ATU), which is a part of the PCIe interface subsystem. When a user application reads from or writes to a physical address that has been assigned by the host OS to one of the device BARs, that raw address is passed to the ATU for translation from a host address to the device 2D NoC address. If the ATU were to be unconfigured, the host addresses would be truncated or zero-padded to 42-bits (depending on whether the design uses 64-bit or 32-bit BARs), and then passed directly on into the 2D NoC without translation. This could create an invalid address which could then cause 2D NoC access failures. Therefore, the ATU must be configured, using the ACE I/O designer, whenever a PCIe block is configured to include one or more BARs.


The ATU consists of 100 regions, each of which can be individually configured with a mapping between one contiguous region of host memory addresses, and a corresponding region of addresses (of the same size) on the device.



#### Warning!

If ATU regions are defined to be overlapping (either in the device code or the host side), the behavior is undefined.

Each ATU region can be in one of two modes, BAR match mode or address match mode, as illustrated in the following diagrams.






Figure 3: ATU Region Examples

#### **BAR Match Mode**

In BAR match mode, the ATU translates all of the addresses covered by one BAR (either 32-bit or 64-bit BARs) into a single block of device memory of the same size. Therefore, since each PCle physical function contains only six 32-bit BARs, and since the PCle controller supports up to four physical functions, a maximum of 24 ATU regions can be configured in BAR match mode. In this mode, only the device-side target address for the BAR must be specified, as the host-side base and limit addresses are assigned by the host operating system during enumeration.

#### Address Match Mode

Address match mode supports the full 100 ATU regions. Each region specifies base addresses in host memory and in device memory along with a region size. This scheme allows the addresses covered by a single BAR to be split up into a large number of individual slices that each map to any region of the 42-bit 2D NoC address space. For example, a single BAR could be made to cover 80 different BRAMs, each connected to its own NAP in the Speedster7t FPGA 2D NoC. It is necessary to ensure that the regions are non-overlapping.

## MSI-X Interrupts

A device can generate interrupts on the host over PCIe using a mechanism called message signaled interrupts-extended (MSI-X). Using the ACE IP designer tool, a device can be configured with up to eight independent interrupt vectors. After the device signals an interrupt, the host kernel executes an interrupt handler, which can then trigger application code to service the interrupt. Interrupts can be masked, either asserting a global perfunction mask, or an individual per-vector mask. If an interrupt is triggered while masked, the PCIe device asserts a pending bit, and defers the interrupt until the mask bit is de-asserted, at which point the PCIe device also deasserts the corresponding pending bit.

The Achronix SDK provides an API for MSI-X interrupts. Various aspects of the MSI-X register context, including the pending bits, can be read and/or printed to the console. An interrupt can be triggered from the host for testing and debug purposes. The function and vector mask flags can be asserted and de-asserted. Finally, a function msix\_wait\_for\_interrupt() can be called that returns when an interrupt has been received by the host.

#### **DMA Transfers**

Direct memory access (DMA) transfers do not require the use of BAR registers (other than for configuring the DMA engine itself), and are therefore not limited by the number of BARs or the BAR sizes. The DMA engine built into the PCle controller can efficiently transfer blocks of data of any size directly between the host remote 64-bit address space and the local device 42-bit address space. The terms "local" and "remote" are from the perspective of the on-device DMA controller. Because that perspective can be confusing, transfers are referred to as host-to-device (H2D) or device-to-host (D2H) transfers, rather than reads and writes.

To perform a DMA transfer, the software must allocate a buffer on the host to source or receive the data, then configure DMA controller registers with the source and destination addresses and the number of bytes. When reading or writing the buffer from software, the buffer must be referred to using its virtual address. However, when programming the DMA controller with the host buffer source or destination address, the buffer physical address must be used. The acxsdk::DmaHostBuffer object makes it convenient to obtain both the virtual and physical addresses for the buffer.



#### Note

It is not necessary to have a BAR register map the memory location in the device for a DMA transfer.

#### 2D NoC Physical Address Calculations

To obtain the 42-bit 2D NoC device physical address for a DMA transfer, the following methods are available:

- For a NAP in the fabric, call acx::util\_calc\_nap\_absolute\_address() with the NAP row and column index
- For DDR4, use the define DDR4\_SPACE to provide the base address, and add any necessary offset
- For GDDR6, use the define GDDR6\_SPACE to provide the base address and add any necessary offset



#### **Note**

Each of the 16 GDDR6 channels is addressed with addr [36:33].

The following DMA example shows the use of these functions and defines for determining the device physical (local) address for a DMA transfer:

```
DMA Example

// Calculate the DMA target address in the device
uint64_t device_phys_base_addr = 0x0;
if (options.endpoint == acx::DDR4) {
    device_phys_base_addr = DDR4_SPACE
} else if (options.endpoint == acx::GDDR6) {
    device_phys_base_addr = GDDR6_SPACE;
} else if (options.endpoint == acx::NAP) {
    // AXI BRAM responder NAP location is set in project pdc file
    device_phys_base_addr = util_calc_nap_absolute_addr(part, axi_bram_resp_col,
axi_bram_resp_row);
}
```

#### **Basic DMA Operation**

In order to perform a DMA transfer, the software must first open and obtain a handle to the PCIe device. The Achronix SDK provides a C++ class named <code>acxsdk::PCIDevice</code>. The device is opened by calling the class constructor with the PCIe <code>device\_id</code>. By default, <code>device\_id</code> equals zero if there is only a single VectorPath card installed. In the event that multiple VectorPath cards are installed, the <code>device\_id</code> is 0, 1, 2, etc., in the order that the devices were probed by the kernel. After the device is opened, the <code>PCIDevice</code> class is used as the device handle. The device is automatically closed in the class destructor when it goes out of scope or the application exits.

For DMA, the software is required to allocate a host buffer and, if performing a host-to-device DMA, copy the required data into the host buffer. The Achronix SDK utilizes the acx\_dma\_malloc() function to allocate that buffer, through a C++ class named acxsdk::DMAHostBuffer. The buffer is created by calling the class constructor with a pointer to the PCIDevice and the size of the buffer in bytes. The buffer is automatically deallocated when the DMAHostBuffer object goes out of scope, or when the application exits.

#### **Note**



Maximum buffer size is currently limited to 4MB and the device-side starting address must be 4-byte aligned.



#### Warning!

It is not possible to allocate the buffer with a simple malloc() call. The reason being the DMAHostBuffer:  $:get_phys_addr()$  function is required to obtain the buffer physical (not virtual) address.

The following example illustrates using the PCIDevice and DMAHostBuffer constructors. The function buffer.fill\_random() is used to fill the buffer with random data. The source for fill\_random() is contained within /src/Achronix\_PCI.cpp. This function can serve as an example how to fill the buffer with application-specific data using the buffer virtual address. The source code for PCIDevice and DMAHostBuffer are also both available in the /src/Achronix\_PCI.cpp file. They can be customized as required.

```
acxsdk::PCIDevice device(options.device_id);
acxsdk::DMAHostBuffer buffer(&device, buffer_size_in_bytes);
buffer.fill_random();
```

- 1. Having opened the PCIe device and writing the required data into the DMAHostBuffer, the software must call acxsdk::dma\_init() to initialize the DMA controller. This initialization only needs to be called once at the start of the application as long as only a single process is using the DMA engine. The function requires the following:
  - The ACX\_PCIE\_dev\_handle pointer obtained by calling acxsdk::DMAHostBuffer:: get\_device()
  - The ACX\_BAR\_handle object for a BAR that maps to the PCle CSR memory area in the FPGA, giving access to the DBI and PCle core control registers
  - Defines for the desired Achronix part name and PCIe controller number

```
acxsdk::dma_init(device.get_device(), csr_bar, acxsdk::AC7t1500ES0, acxsdk::PCIE_1);
```

- 2. For each individual DMA transaction, an instance of a acxsdk::DmaCommand struct must be populated with parameters that describe the transaction. The most important parameters are:
  - The transfer direction
  - The 42-bit device\_address (calculated in the previous code example)
  - The 64-bit host\_address, obtained by calling DMAHostBuffer::get\_phys\_addr()
  - The buffer size in bytes, obtained from the DMAHostBuffer class

```
acxsdk::DmaCommand myDmaCommand;
myDmaCommand.csr_bar = csr_bar;
myDmaCommand.pcie_core = acxsdk::PCIE_1;
myDmaCommand.dma_direction = acxsdk::HOST_TO_DEVICE;
myDmaCommand.dma_channel = options.channel;
myDmaCommand.device_address = device_phys_base_addr;
myDmaCommand.host_address = buffer->get_phys_addr();
myDmaCommand.size_in_bytes = buffer->get_size_in_bytes();
myDmaCommand.descriptor_list_address = 0x0;
```

3. For each transfer, the DMA engine is configured with acxdsk::dma\_config(), then the transfer started with acxsdk::dma\_start().

4. To wait for a DMA to complete, call the function <code>acxsdk::dma\_wait()</code>. This function returns after the DMA has completed. In the event that the DMA transaction does not complete correctly, or times-out, the function <code>acxsdk::dma\_halt()</code> must be called to abort the transaction before starting a new DMA transfer.

```
acxsdk::dma_config( device.get_device(), myDmaCommand );
acxsdk::dma_start(device.get_device(), myDmaCommand);
acxsdk::DmaStatus status = acxsdk::dma_wait(device.get_device(), myDmaCommand,
/*timeout_in_seconds*/2);
if (status == acxsdk::DMA_RUNNING) {
    acxsdk::dma_halt(device.get_device(), myDmaCommand);
    // code to recover and re-issue the command
}
```

#### Linked List Mode

In addition to the basic DMA operation just described, the more advanced linked list mode is available to handle larger DMA transfers, or for implementing more efficient streaming applications. In this mode, the DMA context (source address, target address, buffer size) is loaded into a data structure called a DMA descriptor, instead of being passed directly to <code>dma\_config()</code> through the <code>DmaCommand</code> struct. Multiple buffers can be transferred in a single call to <code>dma\_start()</code> by creating a descriptor for each buffer, and then combining the descriptors into a linked list. The descriptor list is then transferred into device memory, and the physical address of the list is passed into the <code>dma\_config()</code> call through the <code>DmaCommand</code> struct. The descriptor list may be placed anywhere in device memory (DDR4, GDDR6, or a BRAM connected to a NAP). The descriptor list may be transferred into device memory using individual BAR writes, or (recommended) a small DMA transaction.

To aid in constructing a DMA descriptor list, the Achronix SDK provides a small class named <code>acxsdk::DMADescriptorList</code>. After creating the <code>DMADescriptorList</code>, the descriptor data is populated by calling the <code>acxsdk::build\_data\_descriptor()</code> function once for each <code>DMAHostBuffer</code>. In the following example, an array of host buffers, all of the same size have been allocated. The source code for the <code>DMADescriptorList</code> class is available in <code>/src/Achronix\_PCI.cpp</code> and can be customized if required to suit the application.

```
acxsdk::DMADescriptorList descriptors(&device, options.num_descriptors, GDDR6_SPACE);
for (uint64_t i = 0; i < options.num_descriptors; i++) {
    acxsdk::dma_build_data_descriptor(descriptors[i],
        options.buffer_size_in_bytes,
        buffer_vec[i]->get_phys_addr(),
        device_phys_base_addr + (options.buffer_size_in_bytes * (uint64_t)i));
}
```

Every block of descriptors in a DMADescriptorList consists of one or more DMADataDescriptors and ends with a single DMALinkDescriptor that might link to another DMADescriptorList. The use of multiple linked DMADescriptorLists is beyond the scope of this document. The DMADescriptorList constructor populates the terminating DMALinkDescriptor with a pointer back to the first DMADataDescriptor in the list, which is the default configuration for a single unlinked descriptor list.

## **(1)**

#### Note

The function dma\_build\_link\_descriptor() is available to populate the DMALinkDescriptor.

- 1. After building the DMADescriptorList, the list must be transferred into device memory, which can be performed using the Basic DMA Operation (see page 34) procedure. For convenience, the DMADescriptorClass makes available the get\_device\_phys\_addr() function which returns an address that is then passed to the class constructor. In the previous example, the physical address of token GDDR6\_SPACE is used. This address equates to the lowest of GDDR6 memory addresses in the 42-bit 2D NoC address space. For more information, see the DMA\_example source code.
- 2. After the descriptor list is complete, the DmaCommand structure is populated with the DMA transfer parameters. Comparing the following linked list mode example with the previous Basic DMA Operation (see page 34) example, it can been seen that the physical address of the descriptor list in device memory is used in place of the device address, host address, and size in bytes elements.

1. To initiate, start and wait the the DMA, the same commands, dma\_config(), dma\_start(), and dma\_wait(), are used. The DMA controller performs all of the transfers specified in the descriptor list before returning from the dma\_wait() function.



#### Warning!

DMA descriptor lists must be uploaded to the device and must exist in device memory during the DMA transfer. Care should be taken to prevent the DMA descriptor list and DMA buffer target device addresses from overlapping. If addresses do overlap, undefined behavior results during the transfer.

## Chapter - 7: Design Requirements

This section documents the minimum requirements for designs that use various components of the SDK. See the referenced demo design for more information and an example of the following.

## Achronix\_DDR4.cpp

The DDR4 functions manage training of the DDR4 controller (using the ddr4\_training\_polling\_block in the fabric) and, in addition, control sending and reception of data along with performance monitoring of the throughput to and from the DDR4 (using the axi\_pkt\_gen, axi\_pkt\_chk and axi\_performance\_monitor blocks in the fabric). In order to use these functions, the fabric must contain the preceding instances. The header file /include/Achronix\_DDR4.h specifies the register control block addresses for the various DDR4 control blocks. These addresses should be modified to match the fabric design.

## Achronix\_GDDR6.cpp

The GDDR6 functions read the status of the Achronix device manager (ADM) that is configured to perform GDDR6 training. In order to use these functions, the fabric must contain an instance of the ADM configured to train at least one GDDR6 controller. The header file, /include/Achronix\_GDDR6.h, specifies the register control block addresses for the ADM. These addresses should be modified to match the fabric design.

## Achronix\_PCI.cpp

The PCIe functions require at least one PCIe core to be enabled and configured within the device. Normally (on a VectorPath card) this is PCIE\_1 which connects to the primarily PCIe connector. In addition, the functions require one BAR that maps to the PCIe core registers. If DMA transfers are required to GDDR6 or DDR4, the appropriate training blocks for these interfaces must be instantiated within the fabric and suitable control must be available to ensure that the interfaces are correctly initialized and ready for read and write operations before any DMA or PCIe BAR access is made. See the previous functions for control and monitoring of these external memories.

If DMA descriptors are required to be stored in a BRAM attached to a NAP, for internal fast storage, an axi\_bram\_responder instance is required in the fabric.

## DMA\_example.cpp

The DMA example code has the same requirements as Achronix\_PCI.cpp in that a single core must be present and configured, and that any external memory interfaces have been correctly initialized before use.

## Chapter - 8: SDK Functions

The SDK library includes the following functions. Function prototypes are defined in <achronix\_SDK>/include /Achronix\_PCI.h.

### Quick Reference Table

A list of all current functions, with their arguments follows.

```
// General utility functions
uint64_t util_calc_nap_absolute_addr (PartName part, int col, int row );
void
        util wait microseconds
                                    (int num microseconds);
         util_wait_seconds
void
                                     (int num_seconds);
// PCIe CSR register access functions
        pci_reg_write_offset
                                     (ACX_PCIE_dev_handle *device, ACX_BAR_handle *csr_bar,
uint32_t addr_offset, uint32_t value );
uint32_t pci_reg_read_offset
                                     (ACX_PCIE_dev_handle *device, ACX_BAR_handle *csr_bar,
uint32_t addr_offset );
        pci_reg_set_bits_offset
                                    (ACX_PCIE_dev_handle *device, ACX_BAR_handle *csr_bar,
uint32_t addr_offset, int start_bit, int stop_bit );
        pci_reg_clear_bits_offset
                                     (ACX_PCIE_dev_handle *device, ACX_BAR_handle *csr_bar,
uint32_t addr_offset, int start_bit, int stop_bit );
// PCI specific functions
                                    (ACX_PCIE_dev_handle *device, ACX_BAR_handle *reg_ctrl_bar);
         pci_read_reg_ctrl_version
bool
         pci_link_is_up
                                     (ACX_PCIE_dev_handle *device);
// DMA specific functions
          dma_build_data_descriptor (DMADataDescriptor *desc, uint32_t size, uint64_t sar,
void
uint64_t dar);
void
         dma_build_link_descriptor
                                     (DMALinkDescriptor *desc, uint64_t ptr_phys_addr);
                                     (ACX_PCIE_dev_handle *device, ACX_BAR_handle *csr_bar,
int
          dma_init
PartName part, PCIeCoreNum core);
void
        dma_config
                                     (ACX_PCIE_dev_handle *device, DmaCommand_t &p_dma_inst);
void
          dma start
                                     (ACX PCIE dev handle *device, DmaCommand t &p dma inst);
                                     (ACX_PCIE_dev_handle *device, DmaCommand_t &p_dma_inst);
void
         dma halt
                                     (ACX_PCIE_dev_handle *device, DmaCommand_t &p_dma_inst);
DmaStatus dma_get_status
                                     (ACX_PCIE_dev_handle *device, DmaCommand_t &command, int
DmaStatus dma_wait
timeout_in_seconds);
// ATU specific functions
void
                                     (ACX_PCIE_dev_handle *device, ACX_BAR_handle *csr_bar,
          atu_get_context
PCIeCoreNum pcie_core, ATUContext &context);
                                    (ACX_PCIE_dev_handle *device, ACX_BAR_handle *csr_bar,
         atu find regions
PCIeCoreNum pcie_core, int bar_num, std::vector<ATURegion> &regions);
                                     (ACX_PCIE_dev_handle *device, ACX_BAR_handle *csr_bar,
void
         atu get region
PCIeCoreNum pcie_core, int region_num, ATURegion &region);
                                    (ACX_PCIE_dev_handle *device, ACX_BAR_handle *csr_bar,
         atu_put_region
PCIeCoreNum pcie_core, ATURegion &region);
```

## util\_calc\_nap\_absolute\_addr()

## Description

Calculate the full device 42-bit address of a NAP, placed in the 2D NoC, given the row and column coordinates. This function is primarily intended for use when a DMA transfer is required between a NAP and a host using the device address. The source code for this function is available in /src/Achronix\_PCI.cpp.

#### Call

uint64\_t util\_calc\_nap\_absolute\_addr (PartName part, int col, int row);

## **Arguments**

#### **Table 4: Utility Calculate NAP Absolute Address Function Arguments**

Туре	Argument	Description
Partname	part	Device partname. Supported values are AC7t1500ES0.
int	col	Column address. Column values start from 1 (not 0).
int	row	Row address. Row values start from 1 (not 0).

### Return Value

Returns the absolute 2D NoC 42-bit address of the NAP.

## util\_wait\_microseconds()

## Description

Non-blocking function to sleep for a defined number of microseconds ( $\mu$ S). The source code for this function is available in /src/Achronix\_PCI.cpp.

### Call

void util\_wait\_microseconds (int num\_microseconds);

## Arguments

### **Table 5: Utility Wait Microseconds Function Arguments**

Туре	Argument	Description
int	num_microseconds	Number of microseconds to sleep.

### Return Value

## util\_wait\_seconds()

## Description

Non-blocking function to sleep for a defined number of seconds. The source code for this function is available in /src/Achronix\_PCI.cpp.

### Call

void util\_wait\_seconds (int num\_seconds);

## Arguments

### **Table 6: Utility Wait Seconds Function Arguments**

Туре	Argument	Description
int	num_seconds	Number of seconds to sleep.

### Return Value

## pci\_reg\_write\_offset()

## Description

Write to a register in the device, using a 32-bit offset to the required PCIe BAR region.

### Call

int pci\_reg\_write\_offset (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, uint32\_t
addr\_offset, uint32\_t value);

## **Arguments**

#### **Table 7: PCI Register Write Offset Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	PCIe BAR that references the register location. This must be the BAR set to the configuration status registers in the PCIe DBI space.
uint32_t	addr_offset <sup>(1)</sup>	32-bit offset to the BAR base address.
uint32_t	value	Value to be written to the register.

#### **Table Notes**

1. Currently there is a restriction with the PCIe BAR size to 64MB. Therefore, addr\_offset is limited to a maximum value of 0x03ff ffff.

### Return Value

Returns a positive value indicating the number of 32-bit writes (1) if it completed successfully. Returns a negative value if unsuccessful.

# pci\_reg\_read\_offset()

## Description

Write to a register in the device, using a 32-bit offset to the required PCIe BAR region.

#### Call

uint32\_t pci\_reg\_read\_offset (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, uint32\_t
addr\_offset);

## Arguments

#### **Table 8: PCI Register Read Offset Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	PCIe BAR that references the register location. This must be the BAR set to the configuration status registers in the PCIe DBI space.
uint32_t	addr_offset	32-bit offset to the BAR base address.

#### **Table Notes**

1. Currently there is a restriction with the PCle BAR size to 64MB. Therefore, addr\_offset is limited to a maximum value of 0x03ff\_ffff.

### Return Value

Returns the 32-bit value of the register.

## pci\_reg\_set\_bits\_offset()

## Description

Set a range of bits in a register in the device to 1 'b1, using a 32-bit offset to the required PCle BAR region. The function performs a read-modify-write sequence on the register.

#### Call

```
int pci_reg_set_bits_offset (ACX_PCI_dev_handle *device, ACX_BAR_handle *csr_bar, uint32_t
addr_offset, int start_bit, int stop_bit);
```

## Arguments

#### **Table 9: PCI Register Set Bits Offset Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	PCIe BAR that references the register location. This must be the BAR set to the configuration status registers in the PCIe DBI space.
uint32_t	addr_offset <sup>(1)</sup>	32-bit offset to the BAR base address.
int	start_bit	Highest bit to be set. Must be in the range 0–31. Must be >= stop_bit.
int	stop_bit	Lowest bit to be set. Must be in the range 0–31. Must be <= stop_bit.

#### **Table Notes**

1. Currently there is a restriction with the PCle BAR size to 64MB. Therefore, addr\_offset is limited to a maximum value of 0x03ff\_ffff.

## Return Value

Returns a positive value indicating the number of 32-bit writes (1) if it completed successfully. Returns a negative value if unsuccessful.

## pci\_reg\_clear\_bits\_offset()

## Description

Clear a range of bits in a register in the device to 1 'b0, using a 32-bit offset to the required PCle BAR region. The function performs a read-modify-write sequence on the register.

#### Call

int pci\_reg\_clear\_bits\_offset (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, uint32\_t
addr\_offset, int start\_bit, int stop\_bit);

## Arguments

#### **Table 10: PCI Register Clear Bits Offset Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	PCIe BAR that references the register location. This must be the BAR set to the configuration status registers in the PCIe DBI space.
uint32_t	addr_offset <sup>(1)</sup>	32-bit offset to the BAR base address.
int	start_bit	Highest bit to be cleared. Must be in the range 0–31. Must be >= stop_bit.
int	stop_bit	Lowest bit to be cleared. Must be in the range 0–31. Must be <= stop_bit.

#### **Table Notes**

1. Currently there is a restriction with the PCle BAR size to 64MB. Therefore, addr\_offset is limited to a maximum value of 0x03ff\_ffff.

### Return Value

Returns a positive value indicating the number of 32-bit writes (1) if it completed successfully. Returns a negative value if unsuccessful.

# pci\_read\_reg\_ctrl\_version()

## Description

Utility function to display the values of the version registers within a register control block.

### Call

```
int pci_read_reg_ctrl_version (ACX_PCI_dev_handle *device, ACX_BAR_handle *reg_ctrl_bar);
```

## **Arguments**

### **Table 11: PCI Read Register Control Version Function Arguments**

Type Argument		Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	reg_ctrl_bar	PCIe BAR that references the register control block.

### Return Value

Returns 0.

## pci\_link\_is\_up()

## Description

Utility function to indicate if the PCIe device is correctly enumerated and available for access. The function ensures that the vendor ID register can be read via DBI over the CSR BAR.

### Call

```
bool pci_link_is_up (ACX_PCI_dev_handle *device, ACX_BAR_handle *csr_bar);
```

## Arguments

#### **Table 12: PCI Link Is Up Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	PCIe BAR that references the register location. Must be the BAR set to the configuration status registers in the PCIe DBI space.

## Return Value

Returns true if the PCIe core responds correctly, or false if an error is detected.

## dma\_build\_data\_descriptor()

## Description

Populates a DMA data descriptor in a DMADescriptorList. Used for linked-list-mode DMA operation. The source code for this function is available in <achronix\_SDK>/src/Achronix\_PCI.cpp.

#### Call

void dma\_build\_data\_descriptor (DMADataDescriptor \*desc, uint32\_t size, uint64\_t sar, uint64\_t
dar);

## Arguments

#### **Table 13: DMA Build Data Descriptor Function Arguments**

Туре	Argument	Description
DMADataDescriptor*(1)(2)	desc	Pointer to the descriptor.
uint32_t	size	Size of the transfer in bytes.
uint64_t	sar	Source address (can be either host or device).
uint64_t	dar	Destination address (can be either host or device).

#### **Table Notes**

- 1. The descriptor must already be defined (normally as part of a DMADescriptorList).
- 2. The direction of the DMA transfer is not defined in the descriptor. The direction is set by <code>dma\_config()</code>. It is therefore important that <code>sar</code> and <code>dar</code> are set correctly in every descriptor with respect to host and device addresses to be consistent with the subsequent direction set by <code>dma\_config()</code>.

### Return Value

## dma\_build\_link\_descriptor()

### Description

Populates the DMA link descriptor that terminates each <code>DMADescriptorList</code>. Used for linked-list DMA operation. The <code>DMALinkDescriptor</code> that terminates each <code>DMADescriptorList</code> is filled in by the <code>DMADescriptorList</code> constructor to point back to the first descriptor in list list. This function is only needed when building multiple linked sets of <code>DMADescriptorLists</code>. The source code for this function is available in <code>/src/Achronix\_PCI.cpp</code>.

#### Call

void dma\_build\_link\_descriptor (DMALinkDescriptor \*desc, uint64\_t ptr\_phys\_addr);

## **Arguments**

#### **Table 14: DMA Build Link Descriptor Function Arguments**

Туре	Argument	Description
DMALinkDescriptor*(1)(2)	desc	Pointer to the descriptor.
uint64_t	ptr_phys_addr	Start address of the next block of link-list descriptors. If the start of the current block of descriptors is used, this address acts as an end-of-list for the current linked list, causing the DMA to complete. Defined as the device physical address within the 42-bit 2D NoC memory space.

#### **Table Notes**

- 1. The descriptor must have already been defined, normally as part of a DMADescriptorList.
- 2. The direction of the DMA transfer is not defined in the descriptor. The direction is set by dma\_config(). It is therefore important that sar and dar are set correctly in every descriptor with respect to host and device addresses to be consistent with the subsequent direction set by dma\_config().

## Return Value

## dma\_init()

## Description

Initializes the PCIe DMA engine. Sets the arbitration weights for each of the four DMA channels to the same value. Must be called at least once before any DMA transactions are initiated.



#### Warning!

Normally, this function should only be called once during program execution. Calling this during DMA operation could cause the core to enter an unknown state.

### Call

int dma\_init (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, PartName part, PCIeCoreNum
core);

### Arguments

#### **Table 15: DMA Initialize Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
PartName	part	Device partname. Currently the only supported option is AC7t1500ES0.
PCIeCoreNum	core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.

## Return Value

Returns 0.

## dma\_config()

## Description

Configure the PCIe DMA for a transfer. The DmaCommand structure passed to this function contains the source and destination addresses, the size of the transfer and the direction. Alternately, if linked-lists are being used, the structure includes the address of the start of the linked list in the device 42-bit 2D NoC address space.



#### Note

This function does not start a DMA transfer.

#### Call

void dma\_config (ACX\_PCI\_dev\_handle \*device, DmaCommand &dma\_command);

### Arguments

#### **Table 16: DMA Configure Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
DmaCommand&	dma_command	Reference to a DMA command struct.

### Return Value

# dma\_start()

## Description

Starts a DMA transfer previously configured with a call to dma\_config().

### Call

```
void dma_start (ACX_PCI_dev_handle *device, DmaCommand &dma_command);
```

## Arguments

### **Table 17: DMA Start Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
DmaCommand&	dma_command	Reference to the DMA command struct. This command struct must have been previously processed by dma_config().

## Return Value

## dma\_halt()

## Description

Halts the currently running PCIe DMA transfers defined by the DMA command instance. Use this only if the DMA transaction has timed out and needs to be aborted.

### Call

```
void dma_halt (ACX_PCI_dev_handle *device, DmaCommand &dma_command);
```

## Arguments

#### **Table 18: DMA Halt Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
DmaCommand&	dma_command	Reference to a DMA command.

## Return Value

# dma\_print\_stats()

## Description

Prints a histogram of the DBI write retry stats to stdout. The statistics values are cleared whenever  ${\tt dma\_init}()$  is called.

## Call

void dma\_print\_stats (void);

## Arguments

The function takes no arguments.

### Return Value

# dma\_get\_status()

## Description

Get the status of the currently running PCIe DMA defined by the DMA command structure.

### Call

DmaStatus dma\_get\_status (ACX\_PCI\_dev\_handle \*device, DmaCommand &dma\_command);

## **Arguments**

### **Table 19: DMA Get Status Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
DmaCommand&	dma_command	Reference to a DMA command struct.

### Return Value

Returns one of the values for DMAstatus defined in the DmaStatus enum.

## dma\_wait()

## Description

Begins polling the status of a currently running DMA transfer, initiatied with <code>dma\_start()</code>, at a set interval, and returns to the caller when the transfer is complete.



#### Note

This function is multi-threaded and non-blocking.

### Call

DmaStatus dma\_wait (ACX\_PCI\_dev\_handle \*device, DmaCommand &dma\_command, int timeout\_in\_seconds);

## **Arguments**

#### **Table 20: DMA Wait Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
DmaCommand&	dma_command	Reference to a DMA command struct.
int	timeout_in_seconds	Maximum time to wait for DMA to complete. If timeout_in_seconds is exceeded, the function returns to the calling function with an error return value.

## Return Value

Returns one of the predefined values for <code>DmaStatus</code> as defined in <code>Acxronix\_PCI.h</code>. If the status is not <code>acxsdk::DMA\_COMPLETE</code>, then the transaction did not complete successfully. Call <code>dma\_halt()</code> to force the currently running transaction to end correctly.

## atu\_get\_context()

## Description

Returns the complete context (configuration register values) of the address translation unit. Results are returned in the ATUContext class, which is a vector of 100 ATURegion classes. This function can be used to view the current ATU configuration, and then modify it with the atu\_put\_region() function.

#### Call

void atu\_get\_context (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, PCIeCoreNum core,
ATUContext &context);

## Arguments

### **Table 21: ATU Get Context Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
PCIeCoreNum	core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.
ATUContext&	context	A reference to an ATUContext class to be filled in with the current values of all of the ATU configuration registers.

### Return Value

# atu\_find\_regions()

## Description

Finds all regions that cover a given BAR and returns their context in a vector of ATURegion classes.

### Call

void atu\_find\_regions (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, PCIeCoreNum core, int bar\_num, std::vector<ATURegion> &regions);

## Arguments

#### **Table 22: ATU Find Regions Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
PCIeCoreNum	core	Selects appropriate PCle core. Options are PCIE_0 and PCIE_1.
int	bar_num	Integer index (0–5) of the BAR number to be found.
std::vector <aturegion>&amp;</aturegion>	regions	A reference to a vector of all ATURegions that cover BAR number bar_num.

### Return Value

# atu\_get\_region()

## Description

Gets a given ATU region, and returns its context in an ATURegion class.

### Call

void atu\_get\_region (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, PCIeCoreNum pcie\_core,
int region\_num, ATURegion &region);

## Arguments

#### **Table 23: ATU Get Region Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
PCIeCoreNum	pcie_core	Selects the appropriate PCle core. Options are PCIE_0 and PCIE_1.
int	region_num	The index (0–99) of the region to be returned.
ATURegion&	region	A reference to an ATURegion class to be filled in with the context of the region specified by region_num.

### Return Value

# atu\_put\_region()

## Description

Modifies the ATU configuration registers of a given region using the context specified in a given ATURegion class.

### Call

void atu\_put\_region (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, PCIeCoreNum pcie\_core,
ATURegion &region);

## **Arguments**

### **Table 24: ATU Put Region Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
PCIeCoreNum	pcie_core	The index (0–99) of the region to be configured.
ATURegion&	region	A reference to an ATURegion class. The context of the class is copied into the configuration registers of the region specified by region_num.

### Return Value

## msix\_is\_enabled()

## Description

Queries the PCIe device whether the MSI-X interripts are enabled or disabled

### Call

bool msix\_is\_enabled (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, PCIeCoreNum
pcie\_core);

## Arguments

#### Table 25: MSI-X Is Enabled Function Arguments

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
PCIeCoreNum	pcie_core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.

### Return Value

Returns true if MSI-X interrupts are enabled, otherwwise returns false.

# msix\_get\_table\_size()

## Description

Queries the PCIe device for the number of entries in the MSI-X vector and PBA tables (the number of supported interrupt vectors).

### Call

int msix\_get\_table\_size (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, PCIeCoreNum
pcie\_core);

## Arguments

#### Table 26: MSI-X Get Table Size Function Arguments

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
PCIeCoreNum	pcie_core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.

### Return Value

Returns the integer number of entries in the MSI-X vector and PBA tables.

## msix\_get\_context()

## Description

Queries the PCIe device to read the values of all MSI-X configuration registers, also called the MSI-X context. Values of the configuration registers are returned in the MSIXContext class. This function is intended for low-level debugging of hardware resources. It is not needed during ordinary application execution.

#### Call

void msix\_get\_context (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, PCIeCoreNum
pcie\_core, MSIXContext &context);

## Arguments

#### **Table 27: MSI-X Get Context Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
PCIeCoreNum	pcie_core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.
MSIXContext&	context	On return, a structure holding all of the MSI-X configuration register settings.

### Return Value

The function does not have a return value. A structure containing all of the MSI-X configuration register values is written to the context argument.

## msix\_get\_vector()

## Description

Queries the PCIe device to read the enumeration state associated with the interrupt vector at a given vector index. The state includes the vector address, the message data, and the mask bit.

#### Call

void msix\_get\_vector (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, ACX\_BAR\_handle
\*msix\_bar, PCIeCoreNum pcie\_core, int index, uint64\_t \*message\_address, uint32\_t \*message\_data,
int \*mask\_bit);

## Arguments

#### Table 28: MSI-X Get Vector Function Arguments

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
ACX_BAR_handle*	msix_bar	BAR that references the MSI-X vector table and pending bit array.
PCIeCoreNum	pcie_core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.
int	index	Index of the interrupt vector being queried.
uint64_t*	message_address	On return, contains the 64-bit message address at the given index.
uint32_t*	message_data	On return, contains the 32-bit message data at the given index.
int*	mask_bit	On return, contains the 1-bit per-vector mask bit (asserted or de-asserted).

### Return Value

The function does not have a return value. See arguments for return data.

# msix\_get\_pending\_bit()

## Description

Queries the PCIe device to read the pending bit associated with an interrupt vector at a given index.

### Call

int msix\_get\_pending\_bit (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, ACX\_BAR\_handle
\*msix\_bar, PCIeCoreNum pcie\_core, int index, int \*pending\_bit);

## Arguments

#### **Table 29: MSI-X Get Pending Bit Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
ACX_BAR_handle*	msix_bar	BAR that references the MSI-X vector table and pending bit array.
PCIeCoreNum	pcie_core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.
int	index	Index of the interrupt vector being queried.
int*	pending_bit	On return, contains the single pending bit for the vector at the given index.

### Return Value

Returns the value of the pending bit for the interrupt at the given index.

## msix\_set\_function\_mask()

## Description

Sets the global per-function mask bit.

### Call

void msix\_set\_function\_mask (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, PCIeCoreNum
pcie\_core, int value);

## Arguments

#### Table 30: MSI-X Set Function Mask Function Arguments

Туре	Argument	Description	
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.	
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.	
PCIeCoreNum pcie_core		Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.	
int	value	The 1-bit value to set for the global per-function interrupt mask (0 = de-asserted, 1 = asserted).	

## Return Value

# msix\_set\_vector\_mask()

## Description

Sets the per-vector interrupt mask bit for the vector at the given index.

### Call

void msix\_set\_vector\_mask (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, ACX\_BAR\_handle
\*msix\_bar, PCIeCoreNum pcie\_core, int index, int value);

## Arguments

#### **Table 31: MSI-X Set Vector Mask Function Arguments**

Туре	Argument	Description	
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.	
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.	
ACX_BAR_handle*	msix_bar	BAR that references the MSI-X vector table and pending bit array.	
PCIeCoreNum	pcie_core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.	
int	index	The index of the vector being set.	
int	value	The 1-bit value to set for the per-vector interrupt mask (0 = de-asserted, 1 = asserted).	

### Return Value

## msix\_print\_vectors()

## Description

Prints the state associated with all of the interrupt vectors to the console for debugging purposes. The per-vector state includes the message address, the message data, and the mask bit.

#### Call

void msix\_print\_vectors (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, ACX\_BAR\_handle
\*msix\_bar, PCIeCoreNum pcie\_core);

## **Arguments**

#### **Table 32: MSI-X Print Vectors Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
ACX_BAR_handle*	msix_bar	BAR that references the MSI-X vector table and pending bit array.
PCIeCoreNum	pcie_core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.

### Return Value

# msix\_print\_pending\_bits()

## Description

Prints the interrupt Pending Bit Array (PBA) to the console for debugging purposes.

### Call

void msix\_print\_pending\_bits (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, ACX\_BAR\_handle
\*msix\_bar, PCIeCoreNum pcie\_core);

## Arguments

#### **Table 33: MSI-X Print Pending Bits Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
ACX_BAR_handle*	msix_bar	BAR that references the MSI-X vector table and pending bit array.
PCIeCoreNum	pcie_core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.

### Return Value

## msix\_interrupt()

## Description

Triggers an interrupt using the vector at the given index. Interrupts are normally triggered from the hardware in response to some asynchronous events, but this function allows interrupts to be triggered from the host software for debugging and testing purposes.

### Call

void msix\_interrupt (ACX\_PCI\_dev\_handle \*device, ACX\_BAR\_handle \*csr\_bar, PCIeCoreNum pcie\_core,
int message\_id);

## **Arguments**

#### **Table 34: MSI-X Interrupt Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
ACX_BAR_handle*	csr_bar	BAR that references the configuration status registers in the PCIe DBI space.
PCIeCoreNum	pcie_core	Selects the appropriate PCIe core. Options are PCIE_0 and PCIE_1.
int	message_id	The index of the interrupt vector being triggered.

### Return Value

## msix\_interrupt\_wait()

## Description

Waits for an interrupt to be triggered at the given interrupt vector index, and then returns to the caller.

### Call

MsixStatus msix\_interrupt\_wait (ACX\_PCI\_dev\_handle \*device, int message\_id, unsigned int timeout\_ms, unsigned int \*interrupt\_count);

## Arguments

#### **Table 35: MSI-X Interrupt Wait Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
int	message_id	The index of the interrupt vector being queried.
unsigned int	timeout_ms	The number of milliseconds to wait for an interrupt to occur. A value of "0" indicates wait forever.
unsigned int*	interrupt_count	A pointer to an unsigned integer to contain the number of interrupts received by the driver since it was loaded.

## Return Value

Returns one of the values for MSI-X status defined in the MsixStatus enum.

# msix\_cancel\_wait()

## Description

Cancel a call to  $msix\_interrupt\_wait()$  with the specifed  $message\_id$  in a different thread. This function does not wait for the waiting thread to be finished with the  $msix\_interrupt\_wait()$  function call.

### Call

```
void msix_cancel_wait (ACX_PCI_dev_handle *device, int message_id);
```

## Arguments

### **Table 36: MSI-X Cancel Wait Function Arguments**

Туре	Argument	Description
ACX_PCI_dev_handle*	device	Pointer to the PCIe device.
int	message_id	The index of the interrupt vector being queried.

## Return Value

The function does not have a return value.

# Chapter - 9: SDK Structures

## DmaCommand\_t

## Description

The <code>DmaCommand\_t</code> structure is used to specify the parameters of a DMA transaction when calling <code>dma\_config()</code> and <code>dma\_start()</code>. The structure can be used in two modes: normal and linked-list. In normal mode, all of the parameters are directly specified in the <code>DmaCommand</code>, hence the <code>device\_address</code>, <code>host\_address</code>, and <code>size\_in\_bytes</code> fields are populated and the <code>descriptor\_list\_address</code> is set to <code>NULL</code>. In linked-list mode those three parameters are read from the <code>descriptors</code>, so <code>device\_address</code>, <code>host\_address</code>, and <code>size\_in\_bytes</code> are set to <code>NULL</code> and the <code>descriptor\_list\_address</code> element is populated. See the <code>DMA</code> example source code for more information.

### Definition

```
struct DmaCommand_t {
   ACX_BAR_handle* csr_bar;
   PCIeCoreNum pcie_core;
   DmaDir
                  dma_direction;
   int
                  dma_channel;
   uint64_t
                  device_address;
                  host address;
   uint64 t
   uint64_t
                  size_in_bytes;
                  descriptor_list_address;
   uint64_t
   bool
                   verbosity;
};
```

### **Fields**

Table 37: DmaCommand\_t Structure Fields

Туре	Parameter	Description
ACX_BAR_handle*	csr_bar	A handle to a BAR register mapped to the base of the CSR space in the 42-bit 2D NoC address space.
PCIeCoreNum	pcie_core	An enum that specifies which PCIe core is being programmed. Normally, this is PCIE_1 which is the core connected to the host PC.
DmaDir	dma_direction	An enum describing the transfer direction. Either HOST_TO_DEVICE (a read) or DEVICE_TO_HOST (a write).
int	dma_channel	Specifies which of the DMA channels to program. The Speedster7t FPGA has four independent full-duplex channels (0–3).

## Software Development Kit User Guide (UG107)

Туре	Parameter	Description
uint64_t	device_address	The 42-bit base address for the transfer on the device side (normal mode only).
uint64_t	host_address	The 64-bit address for the transfer on the host side. This must be the physical (not virtual) address of a DMA buffer (normal mode only).
uint64_t	size_in_bytes	The size of the transfer specified as the number of bytes (normal mode only).
uint64_t	descriptor_list_address	The 42-bit base address of a DMA data descriptor (linked-list mode only).
bool	verbosity	Setting this flag to a non-zero value increases the detail of the output debug information.

# DMADataDescriptor

## Description

This struct consists of six 32-bit parameters specifying the meta-parameters for a DMA transaction. The parameters can be allocated in blocks of contiguous descriptors using the <code>DMADescriptorList</code> class described in the following example.

### Definition

```
struct DMADataDescriptor {
   uint32_t control;
   uint32_t size;
   uint32_t sar_low;
   uint32_t sar_high;
   uint32_t dar_low;
   uint32_t dar_high;
};
```

### **Fields**

### Table 38: DMADataDescriptor Structure Fields

Туре	Parameter	Description	
uint32_t	control	A 32-bit control register. Only bits [4:0] are currently in use. See the file Achronix_PCI. cpp for usage.	
uint32_t	size	The size of the transaction specified as the number of bytes.	
uint32_t	sar_low	The lower 32 bits of the DMA source address.	
uint32_t	sar_high	The upper 32 bits of the DMA source address.	
uint32_t	dar_low	The lower 32 bits of the DMA destination address.	
uint32_t	dar_high	The upper 32 bits of the DMA destination address.	

## **DMALinkDescriptor**

## Description

This struct consists of six 32-bit parameters used in DMA linked-list mode. When allocating a block of descriptors using a DMADescriptorList class (described in the following example), the last descriptor in a contiguous block must be a link descriptor. The ptr field in a link descriptor points to the first descriptor in a neighboring descriptor list. The last link descriptor list in a linked-list should point back to the beginning of the first data descriptor in the list. The DMALinkDescriptor struct is the same size as the DMADataDescriptor, however three of the 32-bit fields are unused.

### Definition

```
struct DMALinkDescriptor {
   uint32_t control;
   uint32_t unused_0;
   uint32_t ptr_low;
   uint32_t ptr_high;
   uint32_t unused_1;
   uint32_t unused_2;
};
```

### Fields

### **Table 39: DMALinkDescriptor Structure Fields**

Туре	Parameter	Description
uint32_t	control	A 32-bit control register. Only bits [2:0] are currently in use. See the file Achronix_PCI. cpp for usage.
uint32_t	unused_0	This field is not currently in use.
uint32_t	ptr_low	The lower 32 bits of the next DMADataDescriptor in a linked-list chain.
uint32_t	ptr_high	The upper 32 bits of the next DMADataDescriptor in a linked-list chain.
uint32_t	unused_1	This field is not currently in use.
uint32_t	unused_2	This field is not currently in use.

# Chapter - 10: SDK Classes

The SDK library includes the following C++ classes. Classes are defined in the <achronix\_SDK>/include /Achronix\_PCI.h file.

### **PCIDevice**

## Description

This is a convenience class consisting of a C++ wrapper around the low-level acx\_pcie\_device\_open() function. When called, the class constructor attempts to open the PCIe device with the specified device\_id. When the class destructor is called, the device is closed before the class is deallocated. The function get\_pci\_status() is used to query whether the device was opened successfully.

### Definition

```
class PCIDevice {
public:
    enum DeviceStatus {
        STATUS_OK,
        STATUS_ERROR
    };
public:
    PCIDevice(int device_id);
    ~PCTDevice();
    DeviceStatus get_pci_status() { return _pci_status; }
    int get_device_id() { return _device_id; }
    ACX_PCI_dev_handle *get_device() { return _device; }
    ACX_BAR_handle *get_bar_handle(uint32_t bar_id);
    void print();
    // PCI Reads
    int read_uint8(ACX_BAR_handle *bar, uint64_t offset, uint8_t *buffer, int count);
    int read_uint16(ACX_BAR_handle *bar, uint64_t offset, uint16_t *buffer, int count);
    int read_uint32(ACX_BAR_handle *bar, uint64_t offset, uint32_t *buffer, int count);
    int read_uint64(ACX_BAR_handle *bar, uint64_t offset, uint64_t *buffer, int count);
    // PCI Writes
    int write_uint8(ACX_BAR_handle *bar, uint64_t offset, uint8_t *buffer, int count);
    int write_uint16(ACX_BAR_handle *bar, uint64_t offset, uint16_t *buffer, int count);
    int write_uint32(ACX_BAR_handle *bar, uint64_t offset, uint32_t *buffer, int count);
    int write_uint64(ACX_BAR_handle *bar, uint64_t offset, uint64_t *buffer, int count);
};
```

## Member Functions

**Table 40: PCIDevice Class Member Functions** 

Return Type	Function	Description
void	PCIDevice	Constructor. Opens the PCI device specified by the device_id and retains a handle to the device obtainable with the get_device() function.
void	~PCIDevice	Descructor. Closes the PCI device if open.
DeviceStatus	get_pci_status	Returns an enum value indicating if the device was opened successfully.
int	get_device_id	Returns the device_id passed into the constructor.
ACX_PCI_dev_handle*	get_device	Returns a handle to the underlying PCIe device object if opened successfully.
ACX_BAR_handle*	get_bar_handle	Returns a handle to the underlying PCIe base address register if the device was opened successfully.
void	print	Displays metadata about the device on the console, including the device and vendor ID strings and the BAR configurations.
int	read_uint8	Read an 8-bit unsigned integer from the device through a BAR.
int	read_uint16	Read a 16-bit unsigned integer from the device through a BAR.
int	read_uint32	Read a 32-bit unsigned integer from the device through a BAR.
int	read_uint64	Read a 64-bit unsigned integer from the device through a BAR.
int	write_uint8	Write an 8-bit unsigned integer to the device through a BAR.
int	write_uint16	Write a 16-bit unsigned integer to the device through a BAR.
int	write_uint32	Write a 32-bit unsigned integer to the device through a BAR.
int	write_uint64	Write a 64-bit unsigned integer to the device through a BAR.

### **DMAHostBuffer**

## Description

A convenience class consisting of a C++ wrapper around the low-level  $acx_dma_malloc()$  function. When called, the class constructor allocates a DMA buffer of the given size. When the class destructor is called, the buffer is deallocated. The function,  $get_status()$ , is used to query whether the buffer was allocated successfully. The functions,  $get_phys_addr()$  and  $get_virt_addr()$ , are used to get the physical and virtual addresses (respectively) of the buffer. Functions are provided to clear and fill the buffer with various data patterns.

### Definition

```
class DMAHostBuffer {
public:
    enum BufferStatus {
       STATUS_OK,
        STATUS_ERROR
    };
public:
   DMAHostBuffer(PCIDevice *device, uint64_t size_in_bytes);
    ~DMAHostBuffer();
    BufferStatus get_status() { return _status; }
    uint64_t get_size_in_bytes() { return _size_in_bytes; }
    uint64_t get_phys_addr() { return (uint64_t)_phys_addr; }
    uint64_t get_virt_addr() { return (uint64_t)_virt_addr; }
    void clear();
    void fill_random();
    void fill_deadbeef();
    bool compare(DMAHostBuffer&, int verbosity);
};
```

### Member Functions

**Table 41: DMAHostBuffer Class Member Functions** 

Return Type	Function	Description
void	DMAHostBuffer	Constructor. Allocates a DMA buffer of the given size.
void	~DMAHostBuffer	Destructor. Deallocates the DMA buffer.
BufferStatus	get_status	Returns an enum value indicating if the buffer was allocated successfully.
uint64_t	get_size_in_bytes	Returns the buffer size. Currently, buffers larger than 4MB are not supported.

## Software Development Kit User Guide (UG107)

Return Type	Function	Description
uint64_t	get_phys_addr	Returns the physical address of the buffer in the host 64-bit memory space. Use this value when passing the buffer address to the dma_init() function through the DmaCommand struct host_address field.
uint64_t	get_virt_addr	Returns the virtual address of the buffer in the 64-bit address space of the calling process. Use this address to access the buffer from within the application source code.
void	clear	Clears the contents of the buffer to all zero values.
void	fill_random	Fills the buffer with random values for testing.
void	fill_deadbeef	Fills the buffer with a predictable pattern for testing (0xDEADBEEF + i).
bool	compare	Compares this buffer to another buffer of the same size. Verbosity = 1 displays differences on the screen. Verbosity = 2 displays both buffers side-by-side.


## **DMADescriptorList**


## Description

This class defines descriptor lists for DMA transactions when using linked-list mode. A descriptor list is a group of descriptors that are allocated in the same block of adjacent memory locations. Each list consists of (N+1) descriptors, as shown in the following figure. The first N descriptors are DMADataDescriptors (defined above), and the last descriptor is a DMALinkDescriptor (also defined above). The link descriptor points to the base address of another DMADescriptor list, or back to the start of the first DMADescriptorList in the chain if it is the last list in the chain.

When operating in linked-list mode, each data descriptor contains the parameter settings for a single DMA transaction from one block of host memory to device memory, or vice versa. The DMA engine steps through the entire list, using the parameters in each descriptor to initiate DMA transactions one after another, following link descriptors as necessary, until the entire list is consumed. Using this method, a large number of sequentual transactions can be performed with only a single call to <code>dma\_init()</code> and <code>dma\_start()</code>. When the <code>DMADescriptorList</code> constructor is called, a block of N data descriptors and one link descriptor is allocated in host memory and initialized to all-zeros. Each descriptor can be accessed in turn using the square-bracket index operator "[]", and a call to <code>dma\_build\_data\_descriptor()</code> (described above) populates the descriptor with data. The link descriptor is initialized to refer back to the first data descriptor in the same list, however the <code>dma\_build\_link\_descriptor()</code> function can be used to build a chain of more than one list element.

The DMA engine consumes descriptors from device memory, not from the host. Therefore, the descriptors must be transferred from the host to the device before the DMA operation can begin. The descriptors can be stored anywhere in device memory, (GDDR6, DDR4, or a BRAM). The descriptors can be written by either DMA or a sequence of BAR writes. The DMADescriptorList provides get\_phys\_addr() and get\_virt\_addr() functions, similar to the DMAHostBuffer class, to make DMA transfers of the descriptors straightforward.





113824702-02.2023.04.17

Figure 4: DMADescriptorList Structure in Memory

### Definition

```
class DMADescriptorList {
public:
    enum DescriptorStatus {
        STATUS_OK,
        STATUS_ERROR
public:
   DMADescriptorList(PCIDevice *device, int num_descriptors, uint64_t device_phys_addr);
    ~DMADescriptorList();
   DescriptorStatus get_status() { return _status; }
   uint64_t get_size_in_bytes() { return _size_in_bytes; }
   uint64_t get_phys_addr() { return (uint64_t)_phys_addr; }
   uint64_t get_virt_addr() { return (uint64_t)_virt_addr; }
    uint64_t get_device_phys_addr() { return _device_phys_addr; }
    DMADataDescriptor *operator[](int);
    void print(const char *header);
};
```

### **Member Functions**

**Table 42: DMADescriptorList Class Member Functions** 

Return Type	Function	Description
void	DMADescriptorList	Constructor. Allocates a block of num_descriptors, DMADataDescriptors and one DMALinkDescriptor. The data descriptor is initialized to all zero values, and the link descriptor is initialized to point back to the base address of the list — this is a stopping criteria for the DMA engine. The device_phys_addr argument specifies the target address of the descriptor list in host memory.
void	~DMADescriptorList	Destructor. Deallocates the data and link descriptors.
DescriptorStatus	get_status	Returns an enum value indicating the success or failure of the descriptor list allocation.
uint64_t	get_size_in_bytes	Returns the size of the descriptor list in bytes. Use this value when passing the list size to the dma_init() function through the DmaCommand struct.
uint64_t	get_phys_addr	Returns the physical address of the descriptor list in the host 64-bit memory space. Use this value when passing the list address to the dma_init() function through the DmaCommand struct host_address field.
uint64_t	get_virt_addr	Returns the virtual address of the descriptor list in the 64-bit address space of the calling process. Use this address to access the descriptors in the list from within the C++ application source code.

## Software Development Kit User Guide (UG107)

Return Type	Function	Description
uint64_t	get_device_phys_addr	Returns the device_phys_addr argument passed into the constructor. It specifies the 42-bit 2D NoC address of the list when transferred from host memory into device memory. Use this value when passing the list address to the dma_init() function through the DmaCommand struct device_address field.
DMADataDescriptor	operator[]	Allows access to each (num_descriptors + 1) of the list descriptors (num_descriptors, data descriptors, and one link descriptor) using array semantics. Use this operator when calling the dma_build_data_descriptor() and dma_build_link_descriptor() functions.
void	print	Displays the contents of the descriptor list on the console for debugging purposes.

## **ATUContext**

## Description

Contains the context (configuration register settings) of all of the ATU registers. The ATU consists of 100 different regions, each with its own set of six configuration registers. The context consists of a vector of 100 ATURegion classes (described in the following example).

### Definition

```
class ATUContext {
public:
    void print();
public:
    ATURegion _region[100];
};
```

### Member Functions

### **Table 43: ATUContext Class Member Functions**

Retur Type		Description
void	print	Displays the context of each enabled region on the console for visualization and debugging. Regions which are not enabled are skipped.

## **ATURegion**

## Description

Contains the context (configuration register settings) of one ATU region. The context consists of nine individual 32-bit registers, each of which can be read with a set of get functions, or written with a set of set functions. The control ("\_ctrl\_") registers consist of a large number of individual bitfields, each of which has its own (boolean or integer) get and set functions.

### Definition

```
class ATURegion {
public:
    ATURegion();
    ATURegion& operator=(const ATURegion& other);
    void print();
    // bitfield getters
    int get_region_num();
    int get_function_num();
    bool get_enabled();
    ATU_MODE get_mode();
    bool get_invert_mode();
    bool get_cfg_shift_mode();
    bool get_fuzzy_type_match_code();
    bool get_vfbar_match_mode_en();
    int get_response_code();
    bool get_single_addr_loc_trans_en();
    bool get_ph_match_en();
    bool get_msg_code_match_en();
    bool get_vf_match_en();
    bool get_func_num_match_en();
    bool get_at_match_en();
    bool get_th_match_en();
    bool get_addr_match_en();
    bool get_td_match_en();
    bool get_tc_match_en();
    bool get_msg_type_match_mode();
    int get_bar_num();
    uint64_t get_base_addr();
    uint64_t get_limit_addr();
    uint64_t get_target_addr();
    // bitfield setters
    void set_region_num(int num);
    void set_function_num(int num);
    void set enabled(bool val);
    void set_mode(ATU_MODE mode);
    void set_invert_mode(bool val);
    void set_cfg_shift_mode(bool val);
    void set_fuzzy_type_match_code(bool val);
    void set_vfbar_match_mode_en(bool val);
    void set_response_code(int val);
    void set_single_addr_loc_trans_en(bool val);
    void set_ph_match_en(bool val);
    void set_msg_code_match_en(bool val);
    void set_vf_match_en(bool val);
```

#### Software Development Kit User Guide (UG107)

```
void set_func_num_match_en(bool val);
    void set_at_match_en(bool val);
    void set_th_match_en(bool val);
    void set_addr_match_en(bool val);
    void set_td_match_en(bool val);
    void set_tc_match_en(bool val);
    void set_msg_type_match_mode(bool val);
    void set_bar_num(int bar_num);
    void set_base_addr(uint64_t addr);
    void set_limit_addr(uint64_t limit);
    void set_target_addr(uint64_t addr);
public:
    int region_num;
    uint32_t iatu_region_ctrl_1_inbound;
   uint32_t iatu_region_ctrl_2_inbound;
   uint32_t iatu_region_ctrl_3_inbound;
   uint32_t iatu_lwr_base_addr_inbound;
    uint32_t iatu_upper_base_addr_inbound;
    uint32_t iatu_lwr_limit_addr_inbound;
    uint32_t iatu_upper_limit_addr_inbound;
    uint32_t iatu_lwr_target_addr_inbound;
    uint32_t iatu_upper_target_addr_inbound;
};
```

### Member Functions

### **Table 44: ATURegion Class Member Functions**

Return Type	Function	Description
void	print	Displays the region context on the console for visualization and debugging.
int	get_region_num	Gets the integer region number of this region, which is also the index of the ATURegion in the ATUContext class.
int	get_function_num	Gets the PCle physical function number of the region.
bool	get_enabled	Returns true if this region is enabled, otherwise false.
ATU_MODE	get_mode	Returns the region mode. Either ATU_BAR_MATCH or ATU_ADDRESS_MATCH.
bool	get_invert_mode	Reserved for future use.
bool	get_cfgshift_mode	Reserved for future use.
bool	get_fuzzy_type_match_mode	Reserved for future use.
bool	get_vfbar_match_mode_en	Reserved for future use.
int	get_response_code	Reserved for future use.

Return Type	Function	Description
bool	get_single_addr_loc_trans_en	Reserved for future use.
bool	get_ph_match_en	Reserved for future use.
bool	get_msg_code_match_en	Reserved for future use.
bool	get_vf_match_en	Reserved for future use.
bool	get_fun_num_match_en	Reserved for future use.
bool	get_at_match_en	Reserved for future use.
bool	get_th_match_en	Reserved for future use.
bool	get_addr_match_en	Reserved for future use.
bool	get_td_match_en	Reserved for future use.
bool	get_tc_match_en	Reserved for future use.
bool	get_msg_type_match_mode	Reserved for future use.
int	get_bar_num	Returns the integer index of the BAR. Only valid if the region is in BAR match mode.
uint64_t	get_base_addr	Returns the base (lower) address of the region in the host 64-bit address space. This address must be in a region of host memory assigned to a BAR. Only valid in address match mode.
uint64_t	get_limit_addr	Returns the limit (top) address of the region in the host 64-bit address space. This address must be in a region of host memory assigned to a BAR. It must be a multiple of the minimum region size (64K), so bits [15:4] must be 0xFFF. Only valid in address match mode.
uint64_t	get_target_addr	Returns the base (lower) address of the region in the device 42-bit 2D NoC address space. The device region size must be the same as on the host, so the device limit address is calculated automatically.
void	set_region_num	Sets the region number being specified with this ATURegion class.
void	set_function_num	Sets the physical function number in the region context.
void	set_enabled	Sets the enable bit to true or false in the region context.
void	set_mode	Sets the mode in the region context. Either ATU_BAR_MATCH or ATU_ADDRESS_MATCH.

Return Type	Function	Description
void	set_invert_mode	Reserved for future use.
void	set_cfg_shift_mode	Reserved for future use.
void	set_fuzzy_type_match_code	Reserved for future use.
void	set_vfbar_match_mode_en	Reserved for future use.
void	set_response_code	Reserved for future use.
void	set_single_addr_loc_trans_en	Reserved for future use.
void	set_ph_match_en	Reserved for future use.
void	set_msg_code_match_en	Reserved for future use.
void	set_vf_match_en	Reserved for future use.
void	set_fun_num_match_en	Reserved for future use.
void	set_at_match_en	Reserved for future use.
void	set_th_match_en	Reserved for future use.
void	set_addr_match_en	Reserved for future use.
void	set_td_match_en	Reserved for future use.
void	set_tc_match_en	Reserved for future use.
void	set_msg_type_match_mode	Reserved for future use.
void	set_bar_num	Sets the BAR number in the region context.
void	set_base_addr	Sets the base (lower) address of the region in the host 64-bit address space. This address must be in a region of host memory assigned to a BAR. Only valid in address match mode.
void	set_limit_addr	Sets the limit (top) address of the region in the host 64-bit address space. This address must be in a region of host memory assigned to a BAR. It must be a multiple of the minimum region size (64K), so bits [15:4] must be 0xFFF. Only valid in address match mode.
void	set_target_addr	Sets the base (lower) address of the region in the device 42-bit 2D NoC address space. The device region size must be the same as on the host, so the device limit address is calculated automatically.

### **MSIXContext**

## Description

This class holds all of the configuration register settings for the MSI-X controller. The class members can be filled in with the current values of the corresponding configuration register settings by calling the msix\_get\_context() function. Low-level knowledge of the configuration registers, and the individual bit fields of each registers, is required to make use of those values. Not all bit fields are meaningful when read.

### Definition

```
class MSIXContext {
  public:
     MSIXContext();
     void print();
  public:
     uint32_t msix_cap_id_next_ctrl_reg;
     uint32_t msix_table_offset_reg;
     uint32_t msix_pba_offset_reg;
     uint32_t msix_address_match_low;
     uint32_t msix_address_match_high;
     uint32_t msix_doorbell;
     uint32_t msix_ram_ctrl;
};
```

### Member Functions

#### **Table 45: MSIXContext Class Member Functions**

Method Return Type		Description
MSIXContext	none	Constructor
print void		Print the values for all of the fields.

### Members

**Table 46: MSIXContext Class Member Parameters** 

Туре	Parameter	Description
uint32_t	msix_cap_id_next_ctrl_reg	The MSI-X capability register.
uint32_t	msix_table_offset_reg	The offset of the MSI-X vector table from the MSI-X BAR.
uint32_t	msix_pba_offset_reg	The offset of the MSI-X pending bit array (PBA) from the MSI-X BAR.
uint32_t	msix_address_match_low	The lower-32 bits of the address match register.
uint32_t	msix_address_match_high	The upper-32 bits of the address match register.

## Software Development Kit User Guide (UG107)

Туре	Parameter	Description
uint32_t	msix_doorbell	The MSI-X doorbell register.
uint32_t	msix_ram_ctrl	The MSI-X RAM control register.

# Chapter - 11: Driver Translation Resource Handles

## ACX\_PCIE\_dev\_handle

## Description

Abstract handle to refer to a PCIe device. Used with other translation functions to perform operations on the device referred to by the handle.

### ACX\_BAR\_handle

### Description

Abstract handle to refer to a device BAR. Used with other translation functions to perform read/write operations on a specific device BAR which is referred to by the handle.

#### Note



A BAR handle is associated with the context of the device with which it was created. If working with multiple devices, separate BAR handles must be created for each device.

## ACX\_DMA\_buffer\_handle

## Description

Abstract handle to refer to a DMA buffer. This handle is only used to hold context for a DMA buffer and is only used in the translation functions for cleanup of a DMA buffer.

#### Note



A DMA buffer handle is associated with the context of the device with which it was created. DMA handles *cannot* be used across multiple devices. If working with multiple devices, separate DMA buffers must be allocated for each device. If replicating data across multiple devices, the data must be copied into separate DMA buffers and then uploaded to the device associated with that buffer.

# Chapter - 12: Driver Translation Functions

# acx\_pcie\_device\_open()

## Description

opens an Achronix PCIe device for reading and writing.

### Call

ACX\_PCIE\_dev\_handle\* acx\_pcie\_device\_open (uint32\_t device\_id);

### **Arguments**

#### **Table 47: Achronix PCIE Device Open Function Arguments**

Туре	Argument	Description
uint32_t	device_id	ID of the device to be opened.

### Return Value

Returns a pointer to a handle for a PCIe device.

#### Note

1

A device must be opened by calling acx\_pcie\_device\_open() before any other translation functions are called. When a device is opened, it must be closed by calling acx\_pcie\_device\_close() for proper resource cleanup or before trying to call acx\_pcie\_device\_open() again.

# acx\_pcie\_device\_close()

## Description

Closes an open Achronix PCIe device. The device pointer should be discarded after calling this function.

### Call

void acx\_pcie\_device\_close (ACX\_PCIE\_dev\_handle \*device);

## **Arguments**

### **Table 48: Achronix PCIE Device Close Function Arguments**

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.

## Return Value

The function does not have a return value.

# acx\_bar\_init()

## Description

Prepares a device BAR for reading or writing.

#### Note



When a BAR resource is opened by calling acx\_bar\_init(), it must be closed by calling acx\_bar\_cleanup() before trying to call acx\_bar\_init() again.

### Call

ACX\_BAR\_handle\* acx\_bar\_init (ACX\_PCIE\_dev\_handle \*device, uint32\_t bar\_id);

## Arguments

### **Table 49: Achronix BAR Initialize Function Arguments**

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
uint32_t	bar_id	ID of the BAR to be initialized.

### Return Value

Returns a pointer to an ACX\_BAR\_handle on success or NULL on failure.

# acx\_bar\_cleanup()

## Description

Perofrms any needed cleanup on an ACX\_BAR\_handle pointer. The BAR pointer should be discarded after calling this function.

### Call

```
void acx_bar_cleanup (ACX_PCIE_dev_handle *device, ACX_BAR_handle *bar);
```

## Arguments

### **Table 50: Achronix BAR Cleanup Function Arguments**

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
ACX_BAR_handle*	bar	Pointer to an initilized BAR handle.

## Return Value

The function does not have a return value.

# acx\_get\_bar\_size()

## Description

Gets the amount of mapped memory for a BAR in bytes. The bar size is written into the size\_ptr argument.

### Call

```
int acx_get_bar_size (ACX_PCIE_dev_handle *device, uint32_t bar_id, uint64_t *size_ptr);
```

## Arguments

### Table 51: Achronix Get BAR Size Function Arguments

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
uint32_t	bar_id	ID of the BAR from which to get the size.
uint64_t*	size_ptr	Pointer to a uint64_t into which the size of the bar in bytes is to be written.

### Return Value

Returns 0 on success or 1 on failure.

# acx\_get\_bar\_start()

## Description

Get the host-side address mapping for the start of a BAR.

#### Note



The address that this function stores in start\_ptr is not meant to be written to or read from directly by the application. The address returned by this function corresponds to some physical memory managed by the Kernel. Call the reading and writing functions instead.

### Call

int acx\_get\_bar\_start (ACX\_PCIE\_dev\_handle \*device, uint32\_t bar\_id, uint64\_t \*start\_ptr);

## Arguments

### **Table 52: Achronix Get BAR Start Function Arguments**

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
uint32_t	bar_id	ID of the BAR from which to retrieve the start address.
uint64_t*	start_ptr	pointer to a uint64_t where the start of the BAR is to be written.

### Return Value

Returns 0 on success or 1 on failure.

## acx\_dma\_malloc()

### Description

Allocates memory for a buffer that can be used in DMA transfers. The application code should use the <code>virtual\_address</code> pointer to write/read from the buffer. The DMA address is a hardware address that is needed by the DMA engine. For more information on the DMA engine, refer to the DMA Transfers (see page 33) section.

#### Note



The size of a DMA buffer is limited by the page size of the system (typically 4MB). For larger DMA transfers, refer to the section on DMA Linked List Mode (see page 36).

### Call

ACX\_DMA\_buffer\_handle\* acx\_dma\_malloc (ACX\_PCIE\_dev\_handle \*device, uint64\_t size\_in\_bytes, void \*\*virtual\_address, void \*\*dma\_address);

## **Arguments**

### **Table 53: Achronix DMA Malloc Function Arguments**

Type Argument		Description
ACX_PCIE_dev_handle* device		Pointer to an opened device handle.
uint64_t	size_in_bytes	ID of the BAR from which to retrieve the start address.
void**	virtual_address	A pointer to a void pointer to be loaded with the starting virtual address of the buffer.
void**	dma_address	A pointer to a void pointer to be loaded with the physical address of the buffer.

### Return Value

Returns a pointer to an ACX\_DMA\_buffer\_handle on success or NULL on failure.

# acx\_dma\_free()

## Description

Frees the memory associated with an ACX\_DMA\_buffer\_handle pointer. The ACX\_DMA\_buffer\_handle pointer should be discarded after calling this function.

### Call

void acx\_dma\_free (ACX\_PCIE\_dev\_handle \*device, ACX\_DMA\_buffer\_handle \*dma\_mem\_handle);

## Arguments

### **Table 54: Achronix DMA Free Function Arguments**

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
ACX_DMA_buffer_handle*	dma_mem_handle	Pointer to a valid ACX_DMA_buffer_handle.

## Return Value

The function does not have a return value.

# acx\_read\_uint8()

## Description

Reads single-byte unsigned integers from a BAR into a supplied buffer.

### Call

int acx\_read\_uint8 (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*bar, uint64\_t offset, uint8\_t
\*buffer, uint32\_t count);

## Arguments

### Table 55: Achronix Read uint8 Function Arguments

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
ACX_BAR_handle*	bar	Pointer to a valid BAR handle from which to read.
uint64_t	offset	Offset from the start of the BAR from which to start reading.
uint8_t*	buffer	Pointer to the start of a buffer into which the data is to be written.
uint32_t	count	The number of uint8 values to read from the BAR.

### Return Value

# acx\_read\_uint16()

## Description

Reads two-byte unsigned integers from a BAR into a supplied buffer.

### Call

int acx\_read\_uint16 (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*bar, uint64\_t offset, uint16\_t
\*buffer, uint32\_t count);

## Arguments

### **Table 56: Achronix Read uint16 Function Arguments**

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
ACX_BAR_handle*	bar	Pointer to a valid BAR handle from which to read.
uint64_t	offset	Offset from the start of the BAR from which to start reading.
uint16_t*	buffer	Pointer to the start of a buffer into which the data is to be written.
uint32_t	count	The number of uint16 values to read from the BAR.

### Return Value

# acx\_read\_uint32()

## Description

Reads four-byte unsigned integers from a BAR into a supplied buffer.

### Call

int acx\_read\_uint32 (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*bar, uint64\_t offset, uint32\_t
\*buffer, uint32\_t count);

## Arguments

### Table 57: Achronix Read uint32 Function Arguments

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
ACX_BAR_handle*	bar	Pointer to a valid BAR handle from which to read.
uint64_t	offset	Offset from the start of the BAR from which to start reading.
uint32_t*	buffer	Pointer to the start of a buffer into which the data is to be written.
uint32_t	count	The number of uint32 values to read from the BAR.

### Return Value

# acx\_read\_uint64()

## Description

Reads eight-byte unsigned integers from a BAR into a supplied buffer.

### Call

int acx\_read\_uint64 (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*bar, uint64\_t offset, uint64\_t
\*buffer, uint32\_t count);

## Arguments

### Table 58: Achronix Read uint64 Function Arguments

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
ACX_BAR_handle*	bar	Pointer to a valid BAR handle from which to read.
uint64_t	offset	Offset from the start of the BAR from which to start reading.
uint64_t*	buffer	Pointer to the start of a buffer into which the data is to be written.
uint32_t	count	The number of uint64 values to read from the BAR.

### Return Value

# acx\_write\_uint8()

## Description

Writes single-byte unsigned integers from a buffer into a BAR.

### Call

int acx\_write\_uint8 (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*bar, uint64\_t offset, uint8\_t
\*buffer, uint32\_t count);

## Arguments

### **Table 59: Achronix Write unit8 Function Arguments**

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
ACX_BAR_handle*	bar	Pointer to a valid BAR handle from which to read.
uint64_t	offset	Offset from the start of the BAR to which to start writing.
uint8_t*	buffer	Pointer to the start of a buffer from which the data is to be read.
uint32_t	count	The number of uint8 values to write to the BAR.

### Return Value

# acx\_write\_uint16()

## Description

Writes two-byte unsigned integers from a buffer into a BAR.

### Call

int acx\_write\_uint16 (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*bar, uint64\_t offset, uint16\_t
\*buffer, uint32\_t count);

## Arguments

### Table 60: Achronix Write uint16 Function Arguments

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
ACX_BAR_handle*	bar	Pointer to a valid BAR handle from which to read.
uint64_t	offset	Offset from the start of the BAR into which to start writing.
uint16_t*	buffer	Pointer to the start of a buffer from which the data is to be read.
uint32_t	count	The number of uint16 values to write to the BAR.

### Return Value

# acx\_write\_uint32()

## Description

Writes four-byte unsigned integers from a buffer into a BAR.

### Call

int acx\_write\_uint32 (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*bar, uint64\_t offset, uint32\_t
\*buffer, uint32\_t count);

## Arguments

### Table 61: Achronix Write uint32 Function Arguments

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
ACX_BAR_handle*	bar	Pointer to a valid BAR handle.
uint64_t	offset	Offset from the start of the BAR to which to start writing.
uint32_t*	buffer	Pointer to the start of a buffer from which the data is to be read.
uint32_t	count	The number of uint32 values to write to the BAR.

### Return Value

# acx\_write\_uint64()

## Description

Writes eight-byte unsigned integers from a buffer into a BAR.

### Call

int acx\_write\_uint64 (ACX\_PCIE\_dev\_handle \*device, ACX\_BAR\_handle \*bar, uint64\_t offset, uint64\_t
\*buffer, uint32\_t count);

## Arguments

### Table 62: Achronix Write uint64 Function Arguments

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
ACX_BAR_handle*	bar	Pointer to a valid BAR handle.
uint64_t	offset	Offset from the start of the BAR into which to start writing.
uint64_t*	buffer	Pointer to the start of a buffer from which the data is to be read.
uint32_t	count	The number of uint64 values to write to the BAR.

### Return Value

# msix\_status\_to\_string()

## Description

Converts an MSixStatus enum to a C string.

### Call

const char \*msix\_status\_to\_string(MsixStatus);

## Arguments

### **Table 63: MSI-X Status to String Function Arguments**

Туре	Argument	Description
MsixStatus	status	MsixStatus enum value to convert to a string.

### Return Value

Returns a pointer to the string representation of the status.

# acx\_interrupt\_wait()

## Description

Waits for an interrupt to be triggered at the given interrupt vector index, and then returns to the caller.

### Call

MsixStatus acx\_interrupt\_wait (ACX\_PCIE\_dev\_handle \*device, uint32\_t message\_id, unsigned int timeout\_ms, unsigned int\* interrupt\_count);

## **Arguments**

### **Table 64: Achronix Interrupt Wait Function Arguments**

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
uint32_t	message_id	The index of the interrupt vector being queried.
unsigned int	timeout_ms	The number of milliseconds to wait for an interrupt to occur. A value of zero indicates wait forever.
unsigned int*	interrupt_count	A pointer to an unsigned integer to contain the number of interrupts received by the driver since it was loaded.

## Return Value

Returns one of the values for MSI-X status defined in the MsixStatus enum.

# acx\_cancel\_wait()

## Description

Cancel a call to  $acx_interrupt_wait()$  with the specifed message\_id in a different thread. This function does not wait for the waiting thread to be finished with the  $msix_interrupt_wait()$  function call.

### Call

```
void acx_cancel_wait (ACX_PCIE_dev_handle *device, uint32_t message_id);
```

## Arguments

### **Table 65: Achronix Cancel Wait Function Arguments**

Туре	Argument	Description
ACX_PCIE_dev_handle*	device	Pointer to an opened device handle.
uint32_t	message_id	The index of the interrupt vector that is being cancelled.

### Return Value

This function does not have a return value.

## Chapter - 13: Porting Guide

This section contains information about backward compatibility, and when backward compatibility is not maintained, what changes might be required to port existing software to new versions of this SDK.

## Porting to Version 1.9

The release of the Achronix Software Development Kit version 1.9 brought support for a native Achronix device driver, as well as the original BittWare driver. Supporting both required the introduction of the Achronix driver translation API to wrap around the low-level driver functions. For more information on the driver translation API, refer to the Software Stack (see page 16) and Driver Translation Functions (see page 94) sections. The inclusion of the driver translation API means that some older SDK code is no longer compatible with release version 1.9. The following changes are required.

### **ACX Resource Handles**

In order to support multiple device driver APIs, all driver resources are now tracked and controlled via the use of abstracted resource handles. There are 3 basic resource handle types:

```
Handle Types

ACX_PCIE_dev_handle

ACX_BAR_handle

ACX_DMA_buffer_handle
```

For more information on these handles, please refer to the Driver Translation Resource Handles (see page 93) section.

Older SDK code used the BittWare primitive resource types. In order to upgrade to version 1.9, the following general type conversions need to be applied:

```
Handle conversions

HBwpciDevice -> ACX_PCIE_dev_handle
BwpciMs -> ACX_BAR_handle // When a Bittware memory space reffers to a BAR
BwpciMs -> ACX_DMA_buffer_handle // When a bittware memory space reffers to a DMA buffer
```

Since the BittWare memory space primitive, BwpciMs, is able to refer to both a BAR and a buffer, some care is necessary when converting types. Make sure to choose the ACX\_BAR\_handle or ACX\_DMA\_buffer\_handle, as appropriate. For reference on which SDK functions return or expect BAR or DMA handles, consult the SDK Functions (see page 39) section.

## BARs and the acxsdk::PCIDevice Object

In older versions of the SDK, BARs could be referred to at any point in the application via the globally defined <code>BwpciMsPreDefined</code> enum. With the introduction of the driver translation API, this is no longer possible. Ownership and lifetime management of the BAR resources is now the responsibility of the <code>acxsdk::pciDevice</code> object. To get a BAR resource handle, the <code>acxsdk::pciDevice::get\_bar\_handle()</code> function must be used. This also means that an <code>acxsdk::pciDevice</code> object must be constructed before attempting to get a BAR resource handle. The lifetime of the BAR resource handle is connected to the lifetime of the owning <code>acxsdk::pciDevice</code> object is destroyed, all outstanding BAR resource handles that were gathered from that object are no longer valid and should not be used.

The following is a code conversion example:

```
BAR handle conversions

//Pre SDK 1.9 code

BwpciMs reg_ctrl_bar = BW_MS_BAR0;

BwpciMs csr_bar = BW_MS_BAR3;

//Post SDK 1.9 code

acxsdk::PCIDevice device(device_id); // a device must be constructed before getting a BAR resource handle

ACX_BAR_handle *reg_ctrl_bar = device.get_bar_handle(0);

ACX_BAR_handle *csr_bar = device.get_bar_handle(3);
```

### Part Name Removals

The part names for the Speedster7t AC7t1550ES1 and AC7t1500ES1 FPGAs have been removed from the PartName enum. When referring to these parts, use the same name without the "ES1" designation as follows:

```
Handle conversions

AC7t1550ES1 -> AC7t1550

AC7t1500ES1 -> AC7t1500
```

## Miscellaneous

Several of the software examples that are shipped with the SDK make use of the <code>acxsdk::pci\_link\_is\_up</code> function. This function serves as a simple way to ensure PCI link health. With the introduction of the driver translation API, this function now requires a reference to a BAR which is mapped to CSR space.

The following is a code conversion example:

```
pci_link_is_up conversion

//Pre SDK 1.9 code
bool link_up = acxsdk::pci_link_is_up(device.get_device());

//Post SDK 1.9 code
uint32_t csr_bar_id = 3;
bool link_up = acxsdk::pci_link_is_up(device.get_device(), device.get_bar_handle(csr_bar_id));
```

# **Revision History**

Version	Date	Description
1.0	21 Oct 2022	Initial Achronix release.
1.1	13 Jul 2023	<ul> <li>Added Achronix PCI device driver</li> <li>Add installation and configurations details for both BittWare and Achronix drivers</li> <li>Added API for MSI-X interrupts</li> <li>Added conversion information to v1.9 code base</li> </ul>