# Simulation User Guide (UG072)

All Achronix Devices



# Copyrights, Trademarks and Disclaimers

Copyright © 2024 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries All other trademarks are the property of their respective owners. All specifications subject to change without notice.

### Notice of Disclaimer

The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at http://www.achronix.com/legal.

### Achronix Semiconductor Corporation

2903 Bunker Hill Lane Santa Clara, CA 95054 USA

Website: www.achronix.com E-mail : info@achronix.com

# **Table of Contents**

hapter 1 : Overview	1
Simulation Software Tool Flow	1
Simulation Libraries	. 2
Including Memory Initialization Files	. 2
hapter 2 : Simulation from within ACE	4
Example Design	.4
Configuring the Simulation Tool Environment	,4
Configuring the Project Source Files	. 5
Configuring the Simulation Options	.6
Configuring Simulation	9
Default Simulation Flow	. 9
Custom Simulation Flow	.12
Running the Simulation Flow Steps	13
Viewing the Simulation Outputs	16
hapter 3 : Simulation Outside of ACE2	20
General Project Setup	20
General RTL Simulation Flow	21
General Gate-Level Simulation Flow	21

General Post-Route Simulation Flow	22
Example Design Description	23
Aldec Riviera Simulator Example	24
RTL Simulation in Riviera	24
Step 1 – Create Simulation Directory	24
Step 2 – Create a .do File	24
Step 3 – Run the Simulation	25
Step 4 – View the Waveform	26
Step 5 – Open the Workspace	26
Step 6 – Initialize the Simulation	
Step 7 – Add Signals to the Waveform	
Step 8 – View the Waveform	
Gate-Level Simulation in Riviera	
Step 1 – Create the Synthesis Project	29
Step 2 – Synthesize the Design	29
Step 3 – Create a Workspace	29
Step 4 – Run the Simulation	
Step 5 – View the Results	
Post-Route Simulation in Riviera	31
Step 1 – Create the ACE Project	
Step 2 – Run Place and Route	
Step 3 – Create the Workspace	
Step 4 – Run the Simulation	
Step 5 – View the Results	
Cadence Xcelium Simulator Example	32
RTL Simulation in Xcelium	

	Step 1 – Invoke the Xcelium Tool	
	Step 2 – Add Signals to the Waveform	
	Step 3 – Run the Simulation	
	Step 4 – View the Waveform	
	Step 5 – View Console Messages	
Gat	e-Level Simulation in Xcelium	
	Step 1 – Create the Synthesis Project	
	Step 2 – Synthesize the Design	
	Step 3 – Run Simulation	
	Step 4 – View Simulation Results	
Pos	st-Route Simulation in Xcelium	41
	Step 1 – Create the ACE Project	
	Step 2 – Run Place and Route	
	Step 3 – Run Simulation	
	Step 4 – View Simulation Results	
Siemer	ns QuestaSim Simulator Example	43
RTL	_ Simulation in QuestaSim	43
	Step 1 - Create the Project	
	Step 2 - Initialize the Work Library	
	Step 3 - Create the File List	
	Step 4 - Compile the Design	
	Step 5 – Prepare the Simulation Run	
	Step 6 – Set up the Waveform	
	Step 7 – Run the Simulation	
	Step 8 – View the Waveform	
Gat	e-Level Simulation in QuestaSim	
	Step 1 – Create the Synthesis Project	

	Step 2 – Synthesize the Design	
	Step 3 – Set up the Simulation Project	
	Step 4 – Initialize the Work Library	
	Step 5 – Create the File List	50
	Step 6 – Compile the Design	50
	Step 7 – Prepare the Simulation Run	50
	Post-Route Simulation in QuestaSim	50
	Step 1 – Create the ACE Project	
	Step 2 – Run Place and Route	
	Step 3 – Set up the Simulation Project	
	Step 4 – Initialize the Work Library	
	Step 5 – Create the File List	
	Step 6 – Compile the Design	
	Step 7 – Prepare the Simulation Run	
Syr	nopsys VCS Simulator Example	52
	RTL Simulation in VCS	
	Step 1 – Run the VCS Simulator	
	Step 2 – Start the Simulation GUI	53
	Step 3 – Open the Simulation Database	
	Step 4 – Add Signals to the Waveform	
	Step 4 – Add Signals to the Waveform Step 5 – View the Simulation Results	
	Step 4 – Add Signals to the Waveform Step 5 – View the Simulation Results Gate-Level Simulation in VCS	
	Step 4 – Add Signals to the Waveform Step 5 – View the Simulation Results Gate-Level Simulation in VCS Step 1 – Create the Synthesis Project	
	Step 4 – Add Signals to the Waveform Step 5 – View the Simulation Results Gate-Level Simulation in VCS Step 1 – Create the Synthesis Project Step 2 – Synthesize the Design	
	Step 4 – Add Signals to the Waveform Step 5 – View the Simulation Results Gate-Level Simulation in VCS Step 1 – Create the Synthesis Project Step 2 – Synthesize the Design Step 3 – Run the VCS Simulator	
	Step 4 – Add Signals to the Waveform Step 5 – View the Simulation Results Gate-Level Simulation in VCS Step 1 – Create the Synthesis Project Step 2 – Synthesize the Design Step 3 – Run the VCS Simulator Post-Route Simulation in VCS	
	Step 4 – Add Signals to the Waveform Step 5 – View the Simulation Results Gate-Level Simulation in VCS Step 1 – Create the Synthesis Project Step 2 – Synthesize the Design Step 3 – Run the VCS Simulator Post-Route Simulation in VCS Step 1 – Create the ACE Project	

Step 2 – Run Place and Route	
Step 3 – Run the VCS Simulator	
Chapter 4 : DSM Simulation Package	58
Device Simulation Model	
Description	
Selecting the Required DSM	
DSM Utility Package	
Device-Specific Simulation Files	59
Instantiate DSM Utility Package	59
Version Control	60
require_version() Task	
Example Design	61
set_verbosity( ) Task	63
Chip Status Output	63
Bind Macros	64
Direct-Connect Interfaces	64
Suggested Flows	65
DSM DC Interfaces	65
Direct Connect to DSM Interfaces	
Port Binding File to DSM Interfaces	
Dual-Mode Connections to DSM Interfaces	
Clock Frequencies	69
Configuration	71
Startup Sequence	
fcu.configure() Task	
Configuration File Format	

Address Width	74
Parallel Configuration	74
SystemVerilog Interfaces	74
Environment Variables	76
ACE_INSTALL_DIR	76
ACX_DEVICE_INSTALL_DIR	76
Chapter 5 : Simulation User Guide Revision History	78

### Chapter 1: Overview

UG072

### Simulation Software Tool Flow

The Achronix tool suite includes synthesis and place-and-route software that maps RTL designs (VHDL or Verilog) into Achronix devices. In addition to synthesis and place-and-route functions, the Achronix software tools flow also supports simulation at several flow steps (RTL, synthesized netlist, and post place-and-route netlist), as shown in the figure below.

Functional simulation can be done at the following stages:

- Functional RTL level (referred to as RTL simulation)
- · Gate-level, post-synthesis netlist (referred to as gate-level simulation)
- · Gate-level, post-place-and-route netlist (referred to as post-route simulation)
- Full-chip bitstream simulation with gate-level netlist

The following diagram shows the stages of simulation in the context of the Achronix software tool flow.



Figure 1 • Simulation Flow

### Simulation Libraries

This guide covers simulation for all Achronix devices. The text in this user guide contains references to <DEVICE>. The user should replace this with the target device name for your project, for example AC7t1500. The base ACE install package does not contain any simulation libraries by default. The simulation libraries are device-specific and are installed from within the device overlay installation packages.

#### Table 1 · Achronix Simulation Libraries

Directory		pry	Description
<ace_install_dir></ace_install_dir>			Directory path to where ACE is installed.
	/libraries		Root directory for simulation and other libraries provided by Achronix. This is the top-level library include directory (+incdir+) for Achronix device libraries.
		/device_models	Contains the technology-specific top-level Achronix device library include files for simulation and synthesis.

The top-level device-specific library include file required for simulation is

<ace\_install\_dir>/libraries/device\_models/<DEVICE>\_simmodels.sv. This toplevel include file includes all of the library files for the given target device.

# Including Memory Initialization Files

If a design uses memories and includes memory initialization files, the designer needs to consider carefully where to place the files when running simulation or synthesis. Achronix recommends using relative paths when referencing memory initialization files. Relative paths allows for changes in the location of the project without having to change the memory file reference in the RTL design files. However, when using relative paths, the designer must ensure that the path to a memory initialization file is relative to:

- The simulation directory when simulating.
- The ACE directory when generating a bitstream.

If these two relative paths are different, for example at different levels in the project hierarchy, the designer can use compiler directives to choose the correct path for the particular situation. An example is shown below.

#### Memory Initialization Path Example

```
`ifdef SIMULATION
   .mem_init_file (../../path_from_sim_dir/mem_filename) // use this path when
simulating
`else
   .mem_init_file (../../path_from_ace_dir/mem_filename) // use this path for
implementation
`endif
```

The above use of the SIMULATION compiler directive can also be a good way to design in special debug features that are only for simulation and not intended to be synthesized. Compiler directives can also be a good way to speed up certain sections of logic for simulation if desired.

# Chapter 2 : Simulation from within ACE

As of ACE 10.0, Achronix provides built-in support for configuring the simulation environment via ACE project options and for running simulations via ACE flow steps. Using the built-in ACE simulation flow gives the end user a streamlined user experience, and a way to manage all aspects of the project (IP configuration, synthesis, simulation, place and route) from a single ACE project file.

# Example Design

Although it is a simple example the quickstart tutorial design can be used to quickly demonstrate the ACE simulation flow. See ACE Quickstart Tutorial or The Quickstart Design in the *ACE Users Guide* (UG070)<sup>1</sup> for details. The ACE simulation flow is capable of supporting nearly any simulation setup for a wide variety of designs and testbench structures across the supported list of simulator tools.

# Configuring the Simulation Tool Environment

ACE simulation flow steps currently support installations of Siemens QuestaSim, Aldec Riviera, Cadence Xcelium, or Synopsys VCS to run the simulations. Therefore, the simulator tool must be installed in a directory accessible from the host on which ACE is running. Each simulator requires an environment variable to be set appropriately, as shown in the following table.

Simulation Tool	Environment Variable	Linux Path	Windows Path
Siemens QuestaSim	ACX_QUESTASIM_TOOL_PAT H	Set to the Linux executable QuestaSim launcher script path. A default launcher script example can be found in <ace_install>/ examples/simulation_scripts/ questasim_launcher.</ace_install>	Set to the directory path containing the vlog.exe, vcom.exe, and vsim.exe files (i.e., D:\questa_base64_ 2023.3\win64).
Aldec Riviera	ACX_RIVIERA_TOOL_PATH	Set to the Linux executable Riviera launcher script path. A default launcher script example can be found in <ace_install>/ examples/simulation_scripts/ riviera_launcher.</ace_install>	Set to the file path of the Riviera runvsimsa.bat file (i.e., D:\Aldec\Riviera- PRO-2020.10- x64\runvsimsa.bat.
Synopsys VCS	ACX_VCS_TOOL_PATH	Set to the Linux executable VCS launcher script path. A default launcher script example can be found in <ace_install>/ examples/simulation_scripts/ vcs_launcher.</ace_install>	(Not Supported)

#### Table 2 · Environment Variables Needed for Simulation

<sup>1</sup> https://www.achronix.com/documentation/ace-user-guide-ug070

Simulation Tool	Environment Variable	Linux Path	Windows Path
Cadence Xcelium	ACX_XCELIUM_TOOL_PATH	Set to the Linux executable Xcelium launcher script path. A default launcher script example can be found in <ace_install>/ examples/simulation_scripts/ xcelium_launcher</ace_install>	(Not Supported)

# Configuring the Project Source Files

To run the simulation from ACE, end user design source RTL files and simulation testbench RTL files must be added to the ACE project.

#### (i) Project Source File Ordering

The order in which source RTL files are added to an ACE project is the order in which the files will be compiled by the simulator. Therefore, if the chosen simulator requires that modules are defined before they are instantiated, add the lowest-level module definition files first, then the top-level module file last. Once files are added to the ACE project, they may be re-order via drag-and-drop in the Projects View in the ACE GUI, or by calling the move\_project\_source\_file TCL command.

First, create or restore an ACE project file in the current ACE session. See the ACE Quickstart Tutorial for instructions on how to create the ACE project for the Quickstart example.

In the Projects view, click the project to select it and activate its implementation. Follow these steps to add the design source files for synthesis, simulation, place and route:

- 1. Click the ( 🖹 ) Add Source Files toolbar button and select Add RTL Files.
- 2. In the Add RTL Files dialog, browse to the directory where the end-user design RTL is located and select all of the files.
- 3. Click the **Open** button to add the RTL files to the project.

```
(i) Note
    When adding RTL files to an ACE project, adding the top-level ACE library simulation include file for the
    target device (<ace_install>/libraries/device_models/<device>_simmodels.sv (pag
        e 4)
            ) is not needed. ACE will automatically locate and add this file to the simulation.
```

- 4. Click the ( 🖹 ) Add Source Files toolbar button and select Add Simulation Testbench Files.
- 5. In the "Add Simulation Testbench Files" dialog, browse to the directory where the simulation testbench RTL files are located and select all of the files.

#### (i) Notes

- \*. f files may also be added as simulation testbench source files in ACE. When using the default simulation flow, ACE will automatically add these files to the simulator compile commands with the "-f" option. ACE will pre-parse the file to determine of the file should be included in VHDL compile, Verilog compile, or both.
- Additional files maybe added, such as memory initialization files, test vector files, or any other data files that the user design RTL or testbench RTL need to load during the simulation compile or run. When using the default simulation flow, ACE will automatically copy these files into the simulation run directory (<ace\_project\_output\_dir>/<impl>/sim/<sim\_step>/ <tool>/) so they can be loaded using the filename or relative path of "./<filename>".
- 6. Click the **Open** button to add the simulation testbench files to the project.
- 7. Click the (📹) Save Project toolbar button to save the changes back to the \*.acxprj ACE project file.

The source files are now configured and saved to the ACE project. All of the source files are now visible in the Projects View under the **Source** tree for the project.

# Configuring the Simulation Options

The simulation environment and simulator command-line arguments are configured using the Simulation ACE project options. These can be configured in the Options View in the ACE GUI, or via the set\_project\_option TCL command.

First, configure the top-level project settings. In the Options View, follow these steps to configure the project options:

1. Expand the Project Settings section and select the Target Device, Speed Grade, and Core Voltage for the project.

7

E Options ×		-	
Project: quickst Implementation: impl_1	art_AC7t1500		^
<ul> <li>Project Options</li> </ul>			
Target Device	AC7t1500	$\sim$	
Package	F53	$\sim$	
Speed Grade	C2 <	$\sim$	
Core Voltage	0.85	$\sim$	
Junction Temperature	0	$\sim$	
Flow Mode	Evaluation	$\sim$	
Auto-Select Top M	odule		
Incremental Compile	I Compile		
Export All Partitions			
Enable Final Timing	Checks		
HDL Include Path	D:/ACE/doc/examples/quickstart/AC7t1500,	/src	
HDL Defines	DEFINE_A=1 DEFINE_B=0		
✓ Use Default Project	Output Path		
✓ Use Default I/O Rin	g Design Generation Path		~
<		>	

Figure 2 • ACE Options View

2. In the Project Settings section, scroll down and enter the a semicolon-separated list of directory paths for the HDL Include Path, for example: <test\_dir>/src/rtl;<test\_dir>/src/tb

#### (i) Notes

- The HDL Include Path applies to both synthesis and simulation.
- ACE will automatically add the <ace\_install>/libraries directory to the HDL Include Path; they do need to be entered in the HDL Include Path project option.
- 3. If the end-user design or simulation testbench requires any HDL defines, enter them as a space-separated list in the HDL Defines project option, for example: SIMULATION\_DEFINE\_A=1 SIMULATION\_DEFINE\_B=0

#### (i) Note

The HDL Defines applies to both synthesis and simulation.

8

E Options ×			
Project: quickst	art_AC7t1500	^	
Implementation: impl_1			
<ul> <li>Project Options</li> </ul>			
Target Device	AC7t1500 ~		
Package	F53 ×		
Speed Grade	C2 ~		
Core Voltage	0.85 ~		
Junction Temperature	0 ~		
Flow Mode	Evaluation 🗸		
Auto-Select Top Module			
Incremental Compile			
Enable Incremental Compile			
Export All Partitions			
Enable Final Timing	Checks		
HDL Include Path	D:/ACE/doc/examples/quicksta		
HDL Defines	DEFINE_A=1 DEFINE_B=0		
Use Default Project	Output Path		
Use Default I/O Rin	g Design Generation Path	~	
<	>		

#### Figure 3 • Setting HDL Include Path and HDL Defines

4. Scroll down and expand the Simulation section of options and enter the testbench top module name in the Testbench Top Module field.

E Options ×		-	۵
Project: quicksta	rt_AC7t1500	ł	^
Implementation: impl_1			
Project Options			
<ul> <li>Simulation</li> </ul>			
Simulation Flow	Default ~		
Simulation Tool	Aldec Riviera ~		
Testbench Top Module	tb_quickstart		
Enable Device Simu	ation Model		
Compile Simulation			
Riviera Compile Optio	ns		
Simulator Command Arguments (alog)			
Simulator Command Arguments (acom) -dbg			
Run Simulation			
Riviera Run Options			
Simulator Command	Arguments (asim) +access +r		
<ul> <li>Synthesis</li> </ul>			
<ul> <li>Place and Route</li> </ul>			
Advanced Place and I	Route		
Timing Analysis			~
<		>	

Figure 4 • Setting the Testbench Top Module

### **Configuring Simulation**

There are two types of simulation flows which can be run via the ACE flow steps:

- Default simulation flow this flow is the simplest flow for end users. It uses the simulation scripts built into ACE to configure and run the simulation in the background.
- Custom simulation flow this flow allows the end user to create and use their own custom simulator scripts instead of using the built-in scripts, allowing a custom simulation environment to be connected in to the ACE flow steps.

#### **Default Simulation Flow**

To use the Default simulation flow, first set the Simulation Flow project option to Default. Then select the simulator desired.

E Options ×		•	
Project: quickstar Implementation: impl_1	rt_AC7t1500		^
<ul> <li>Project Options</li> </ul>			
<ul> <li>Simulation</li> </ul>			
Simulation Flow	Default	$\sim$	
Simulation Tool	Aldec Riviera	$\sim$	
Testbench Top Module	tb_quickstart		
Enable Device Simulation Model			
Compile Simulation			
Riviera Compile Option	าร		
Simulator Command Arguments (alog) -dbg			
Simulator Command Arguments (acom) -dbg			
Run Simulation			
Riviera Run Options			
Simulator Command A	arguments (asim) +access +r		

#### Figure 5 • Setting the Simulator Within ACE

ACE currently supports the following simulators for use with the default simulation flow:

- Siemens QuestaSim
- Aldec Riviera
- Synopsys VCS
- Cadence Xcelium

Each simulator tool has its own simulator-specific set of simulation compile options and simulation run options, which allow command-line arguments to passed to the underlying simulator.

All simulators (except Xcelium) support separate compile and run steps. By default, the ACE project options to **Compile Simulation** and **Run Simulation** are enabled. These settings ensure that the simulation flow step first compiles and changes to the source HDL and testbench, and then runs the simulation. Optionally, the **Run Simulation** option can be disabled to perform a compile-only, or disable the **Compile Simulation** to perform a re-run of the previous compile.

The Cadence Xcelium simulation flow step supports running the **xrun** command for both compile and simulation run.

E Options ×	-	
Project: quickstart_AC7t1500		^
Implementation: impl_1		
Project Options		
<ul> <li>Simulation</li> </ul>		
Simulation Flow Default	$\sim$	
Simulation Tool Aldec Riviera	~	
Testbench Top Module tb_quickstart		
Enable Device Simulation Model		
Compile Simulation		
Riviera Compile Options		
Simulator Command Arguments (alog) -dbg		
Simulator Command Arguments (acom) -dbg		
Run Simulation		
Riviera Run Options		
Simulator Command Arguments (asim) +access +r		
<ul> <li>Synthesis</li> </ul>		
Place and Route		
Advanced Place and Route		
• Timing Analysis		~
<	>	

#### Figure 6 • Setting Simulation and Compile Options

If targeting a Speedster device which has a device simulation model, a simulation option to **Enable Device Simulation Model** is activated. If this option is enabled, the simulation flow scripts will automatically include and compile the correct device simulation model files for the target device. ACE will also automatically set the \$ACX\_USE\_DSM environment variable to 1 before calling the simulator tools.

For all devices, ACE automatically sets the following environment variables prior to calling the simulator, so there is no need to set them manually:

- +  $ACE_INSTALL_DIR$  the path to the ACE installation
- \$ACX\_DEVICE\_INSTALL\_DIR the path to the device installation area inside the ACE install
- \$DEVICE the name of the target device for the project

ACE also automatically adds a define to the simulation to specify the selected simulator:

Simulator Tool	Define
Aldec Riviera	+define+RIVIERA
Siemens QuestaSim	+define+QUESTASIM

Simulator Tool	Define
Synopsys VCS	+define+VCS
Cadence Xcelium	+define+XCELIUM

The project is now ready to run through the flow.

### **Custom Simulation Flow**

Connecting a custom simulation flow into the ACE flow steps requires some ACE Simulation project options to be configured.

1. Set the Simulation Flow option to Custom:

E Options ×			
Project: Implementat	quickstart_AC7t1 ion: impl_1	500	
Project Op	otions		
- Simulation	ı		
Simulation	Flow	Custom	~
Custom Sir	mulation Command	my_custom_sim_command	
Testbench <sup>-</sup>	Top Module	tb_quickstart	
Enable [	Device Simulation Mo	odel	

#### Figure 7 • Selecting the Simulation Flow

2. Next, configure the Custom Simulation Command. The custom simulation command is the TCL command that the ACE flow step will call to compile and run the simulation. Since there are multiple ACE simulation flow steps (as described below), ACE must pass in the simulation flow step ID to the custom simulation command. Therefore, the custom simulation command must be able to take a "-sim\_step <step>" command-line option, where the values of <step> are: rtl, gate, routed, and final.

There are two options for configuring the Custom Simulation Command:

- $\cdot\,$  Use a TCL exec command to call an external executable script or program.
- Use an ACE\_INIT\_SCRIPT to create a custom TCL proc to call the simulatitor. See Running ACE in the ACE Users Guide (UG070)<sup>2</sup> for more details.

<sup>2</sup> https://www.achronix.com/documentation/ace-user-guide-ug070

E Options ×			
Project: Implementati	quickstart_AC7t1 on: impl_1	500	
Project Op	tions		
<ul> <li>Simulation</li> </ul>			
Simulation	Flow	Custom	
Custom Sin	nulation Command	my_custom_sim_command	
Testbench T	op Module	tb_quickstart	
Enable D	Device Simulation Mo	odel	

Figure 8 • Setting the Customer Simulation Command

If targeting a Speedster device which has a device simulation model, a simulation option to **Enable Device Simulation Model** is activated. If this option is enabled, the generated <ace\_project\_output\_dir>/<impl>/ sim/<simstep>/custom/verilog\_filelist.f will automatically include the correct device simulation model top-level include files for the target device. However, the custom simulation flow needs to account for the <ace\_install>/system/data/<device>/sim/<device>\_dsm\_incdirs.f file. ACE also automatically sets the \$ACX\_USE\_DSM environment variable to 1 before calling the simulator.

### Running the Simulation Flow Steps

ACE provides the following optional simulation flow steps:

#### Table 3 · Optional Simulation Flow Steps

Name	ID
RTL Simulation	
- Run RTL Simulation	run_simulation_rtl
Synthesis	
- Run Gate-level Netlist Simulation	run_simulation_gate
Place and Route	
- Generate Post-Route Simulation Netlist	write_netlist_routed

13

Name	ID
<ul> <li>Run Post-Route Netlist Simulation</li> </ul>	run_simulation_routed
Design Completion	
- Generate Final Simulation Netlist	write_netlist_final
- Run Final Netlist Simulation	run_simulation_final

#### **Table Notes**

All flow step IDs can be executed at the ACE GUI Tcl console (see Tcl Console View in the ACE Users Guide (UG070<sup>3</sup>) or as part of the user Tcl script that can be invoked when running ACE in batch mode. The following Tcl command allows executing the various flow steps IDs listed:

```
resume] [-ic <string>]
```

```
run [-step <string>] [-stop_at_step <string>] [-
```

• Because advanced users are allowed to create their own flow steps (create\_flow\_step), this list may be a subset of the flow steps available to users. To see a complete list of current flow step IDs, use the Tcl command get\_flow\_steps.

To run a given simulation flow step:

- 1. Enable the flow step by checking the checkbox next to the given flow step in the Flow View in the ACE GUI. Or, call the enable\_flow\_step <step\_id> TCL command.
- 2. Double-click the flow step in the Flow View in the ACE GUI to run it. Or, call the run -step <step\_id>TCL command.

<sup>3</sup> https://www.achronix.com/documentation/ace-user-guide-ug070



Figure 9 • Selecting Flow Steps to be Run

Prior to running the simulation, ACE will change working directories ("cd") into the simulation output directory: <ace\_project\_output\_dir>/<impl>/sim/<sim\_step>/<tool>/. ACE will then change back to the original ACE working directory after the simulation run completes. Make sure any relative file paths in the simulation testbench and user design RTL are relative to this directory.

#### Notes

- \*. f files may also be added as simulation testbench source files in ACE. When using the default simulation flow, ACE will automatically add these files to the simulator compile commands with the "-f" option. ACE will pre-parse the file to determine of the file should be included in VHDL compile, Verilog compile, or both.
- Additional files maybe added, such as memory initialization files, test vector files, or any other data files that the user design RTL or testbench RTL need to load during the simulation compile or run. When using the default simulation flow, ACE will automatically copy these files into the simulation run directory (<ace\_project\_output\_dir>/<impl>/sim/<sim\_step>/<tool>/) so they can be loaded using the filename or relative path of "./<filename>".

# Viewing the Simulation Outputs

Once a simulation flow step has been run, the simulator log file will automatically be displayed in the ACE GUI Editor Area, and the ACE TCL Console will display any messages about the simulation run.

O ACE - Achronix CAD Environment - Version 10.0 - quickstart_AC7t1500->impl_1 (AC7t1500)     -		
File Edit Actions Window Help		
🧀 🔛 🐚 🗁 🛷 🕞 🗈 🕐 🔛 🔚 🕮 🛄 🗗 🖗 🔆 🍕 🖓		٩
<sup>™</sup> *Projects ×	Options ×	Quickstart_AC7t1500-riviera-rtl.log ×
🖆 😂 🖓 🕼 🔻  🗞 🎒 🎲 🛠	8 Project: quickstart AC7t1500	A 71 # SLP: Started A
Y 2 quickstart_AC7t1500	Implementation impl 1	72 # SLP: Elaboration phase
Y 🗁 Source	Implementation. Impl_1	73 # SLP: Elaboration phase done : 0.2 [s]
🗁 IP	Project Options	75 # SLP: Generation phase done : 0.7 [s]
∽ 🍅 RTL	- Simulation	76 # SLP: Finished : 0.9 [s]
i counter.v	Simulation Flow Default	77 # SLP: 0 primitives and 18 (100.00%) other pr
i quickstart.v		78 # SLP: 40 (100.00%) signals in SLP and 0 inte
> Synthesis	Simulation Tool Aldec Riviera	80 # KERNEL: SLP loading done - time: 0.3 [s].
> Place and Route	Testbench Top Module tb guickstart	81 # KERNEL: SLP simulation initialization done
* 🖉 Simulation		82 # KERNEL: Kernel process initialization done. 83 # Allocation: Simulaton allocated 4685 kB (allocated 4685 kB)
<ul> <li>th quickstarty</li> </ul>	Enable Device Simulation Model	84 # KERNEL: ASDB file was created in location C
x @ Output	Compile Simulation	85 run -all
> @ Reports	- Riviera Compile Options	86 # KERNEL: At time 0, outco
v ∉ impl 1	Simulator Command Arguments (alog)	87 # KERNEL: At time 1006633860000, outco
> > b syn		89 # KERNEL: At time 3019899780000, outco
> > pnr	Simulator Command Arguments (acom) -dbg	90 # KERNEL: At time 4026532740000, outco
× ⊵ sim	Run Simulation	91 # RUNTIME: Info: RUNTIME_0068 tb_quickstart.v
∽ 🗁 rtl		93 # KERNEL: stopped at time: 4026532840 ns
> 😂 custom	Riviera Run Options	94 # VSIM: Simulation has finished. There are no
> 🍋 riviera	Simulator Command Arguments (asim) +access +r	95 endsim
🎭 Flow × 🐌 Multiprocess 🛛 ► 🕪 🗏 🖷	Synthesis	96 # VSIM: Simulation has finished.
<ul> <li>IP Configuration</li> </ul>	A Place and Route	98
▲ Concrate All IP Design Files		· · · · · · · · · · · · · · · · · · ·
RTL Simulation	· · · · · · · · · · · · · · · · · · ·	
✓ ✓ Run RTL Simulation	Tcl Console ×	
<ul> <li>Synthesis</li> </ul>	Aldec Riviera simulation completed successfully	^
✓ ▲ Run Synthesis	Flow step "run_simulation_rtl" completed in 29 secon	nds. Peak memory usage is 240 MB. Cputime 29 seconds.
Run Gate-level Netlist Simulation		
Prace and Koute	Overall flow completed in 29 seconds. Peak memory u	usage is 240 MB. Cputime 29 seconds.
Kun Prepare		
Kun Place     A Run Post-Placement Timing Analysis	<	×
	✓ cmd>	
		41M of 512M

Figure 10 • Log File and Message Display

If there are any errors in the compile of the simulation, or if the simulator tool returns a non-zero return code, the ACE flow step will error out and stop the flow and ACE will open the simulation log file to the line that shows the error message.

· · · · · · · · · · · · · · · · · · ·					
ACE - Achronix CAD Environment - Version 10.0 - quickstart_	AC7t1500->impl_1 (AC7t1	500)			- 🗆 X
File Edit Actions Window Help					
🧀 🔛 🕼 🗁 🛷 🐚 🏚 🕢 🐙 📴 🖷 🏙 💤 💭 🛠 🖦 🖓					Q
🍋 *Projects × 🛛 📽 📽 🕼 🕼 🗑 🐨 🕼 🖗 📽 🕼 🔗 🗰 🗄 🗖 🗉	1 E Options ×			ລ quickstart_A 📄 quickstart.v 🛛 🗋 qu	uickstart_A × 🔭 🗖 🗖
v # quickstart_AC7t1500	Project: quick	start AC7t1500	^	48 # ALOG: Compile success 0 t	Errors 1 Warnings
Y 🗁 Source	Implementation: impl	1		50 alog +incdir+"D:/ACE_10.0	/Achronix/Achroni
l₽	Ducto at Outloard			51 # ALOG: Pass 1. Scanning mo	odules hierarchy.
✓ 🍃 RTL	, Project Options			52 # ALOG: Info: VCP2113 Modu.	le \\$root found 1
counter.v	<ul> <li>Simulation</li> </ul>			54 # ALOG: Pass 2. Processing	instantiations.
guickstart.v	Simulation Flow	Default		55 # ALOG: Warning: VCP2597 D	:/source/software
> Synthesis	Simulation Tool	Aldec Biviera		56 # ALOG: Pass 3. Processing	behavioral state
× Simulation	Sindución loor	/ dee filled		58 # ALOG: Info: VCP2113 Modul	le \\$root found i
✓ ▷ Testbench	Testbench Top Modu	ile tb_quickstart		59 # ALOG: Unit top modules: 1	tb_quickstart.
tb_quickstart.v	Enable Device Sin	nulation Model		60 # ALOG: \$root top modules: 61 # ALOG: Compile success 0 M	ACX_ALU8f ACX_AL Errors 1 Warnings
Y 🗁 Output	Compile Simulati	on		62 # ALOG: done	Ŭ
> 😕 Reports	- Piviero Compile On	tions		63 asim +access +r tb_quickst	tart
∽ @ impl_1	Kiviela Complie Op			65 # ELBREAD: Elaboration proc	cess. e 0.5 [s].
> 🗁 syn	Simulator Comman	d Arguments (alog) -dbg		66 # KERNEL: Main thread init:	iated.
> 🗁 pnr	Simulator Comman	d Arguments (acom)		67 # KERNEL: Kernel process in	nitialization pha
<ul> <li>Esim</li> <li>Esim</li> </ul>	Run Simulation			68 # ELAB2: Elaboration final 69 # ELAB2: Create inspances	pass
y Gate				70 FELBREAD: Error: ELBREAD	0097 quickstart.v
> @ custom	Riviera Run Options	5		71 # KERNEL: Error: E8005 : Ke	ernel process ini
> > cuestasim	Simulator Comman	d Arguments (asim) +access +r		72 W VSIM: Error: Simulation :	initialization fa
✓	→ Synthesis		~	74	y scoresense, quit
> 🗁 compile	<		>	<	>
> 🗁 work	Tcl Console ×			ę	3 🚯 🕕 🙈 🗎 🖇 🗖
🗎 dataset.asdb	of the state			· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
library.cfg	Simulator output	logged in: (:/Users/scottse	nst/quickst	art_AC/t1500/1mp1_1/s1m/rt1/r1	.viera/quickstart_/
🎭 Flow 🗵 🐌 Multiprocess 💿 🕨 🛤 🕷 🖤 🗖	Aldec Riviera sin	ulation finished with error	s. See simu	lator log file for details: C:	/Users/scottsenst,
IP Configuration	Flow step "run_si	mulation_rtl" failed in 13	seconds. P	eak memory usage is 240 MB. Cp	utime 13 seconds.
▲ Generate All IP Design Files					
✓ ■ × RTL Simulation	Overall flow fail	led in 13 seconds. Peak mem	ory usage i	s 240 MB. Cputime 13 seconds.	
✓ × Run RTL Simulation [1 errors]					~
V III V Symthesis	<				>
	<pre>cmd&gt;</pre>		_		Z.
Writable	Insert	1:1:0	45M d	of 512M	

Figure 11 • Simulator Error Message Display

However, depending on the design of the simulation testbench and the simulator, the simulation run could return a zero return code (indicating the simulation passed) while the testbench printed display statements to the simulation log file to indicate there was actually a failure. The ACE built-in simulation script automatically parses the simulation log file to look for error messages using the following regular expressions:

#### Table 4 · Log File Search RegEx

Log Message Regex	Effect
{^Lint-} or {^Warning-}	Remaining message is ignored until the next blank line
{(ERROR[\s:].*)}	ACE flow step reports an error
{(Error:.*)}	ACE flow step reports an error, unless the line also matches {vsim-8604} or {\\$setup}
{Test finished with .* errors}	ACE flow step reports an error

Log Message Regex	Effect	
Case insensitive {^error}	ACE flow step reports an error, unless the line also matches {Errors: 0}	
{Fatal error}		
{vsim-PLI-3406}	ACE flow atop reports on arror	
Case insensitive {simulation failed}	ACE now step reports an error	
Case insensitive {test failed}		

If any messages in the simulation log file match these expressions, ACE will treat it as a simulation failure, even though the simulator returned a zero (passing) return code. Please use the regular expressions above as a guideline for developing testbench error messages to ensure ACE will catch them.

Once simulation has run, any simulation output will be captured in <ace\_project\_output\_dir>/<impl>/ sim/<sim\_step>/<tool>/, where:

- <sim\_step> is one of rtl, gate, routed, or final
- · <tool> is one of riviera, vcs, questasim, xcelium.

Simulation output files can be browsed and opened from within the ACE GUI Projects View.



Figure 12 • ACE Projects View

# Chapter 3 : Simulation Outside of ACE

All simulation flow steps in ACE are optional. The end user has the freedom to configure their own custom simulation environment and run simulation of their design outside of ACE. The following sections give examples of how to configure custom simulation environments for each simulator outside of ACE.

### General Project Setup

The following project directory structure is used in this example:

#### Table 5 · User Design Project Directory Structure

	Directory	Description			
<project_dir></project_dir>		Root directory for the user design project			
	/src	Source file directory			
	/rtl	Contains source RTL for the user design			
	/mem_init_files	Contains memory initialization files for BRAMs or LRAMs			
	/tb	Contains the simulation testbench for the user design			
	/syn	Contains the synthesis project area and output			
	/ace	Contains the ACE project area and output			
For Siemens Questasim					
	/questasim-rtl	Contains the RTL simulation project area and output			
	/questasim-gate	Contains the gate-level simulation project area and output			
	/questasim-final	Contains the post-route (or final) simulation project area and output			
F	For Aldec Riviera				
	/riviera-rtl	Contains the RTL simulation project area and output			
	/riviera-gate	Contains the gate-level simulation project area and output			
	/riviera-final	Contains the post-route (or final) simulation project area and output			

	Directory	Description			
F	For Cadence Xcelium				
	/xcelium-rtl	Contains the RTL simulation project area and output			
	/xcelium-gate	Contains the gate-level simulation project area and output			
	/xcelium-final	Contains the post-route (or final) simulation project area and output			
For Synopsys VCS					
	/vcs-rtl	Contains the RTL simulation project area and output			
	/vcs-gate	Contains the gate-level simulation project area and output			
	/vcs-final	Contains the post-route (or final) simulation project area and output			

# General RTL Simulation Flow

#### To perform RTL simulation:

- 1. First create a <sim\_tool>-rtl directory under <project\_dir>/src/.
- 2. Then change directories (cd) to the new <project\_dir>/src/<sim\_tool>-rtl directory (make it the current working directory) to launch subsequent simulator commands from.
- 3. Create the simulation project files and add the source files and library paths. This step can be done by creating a filelist.f with all the library includes, design files, and compiler directives. For an example of this type of file list, see the filelist.f examples in the section, **Siemens QuestaSim Simulator Example** (page 43) Add the following to the simulator project:
  - a. The top-level Achronix technology-specific simulation library include directory path (incdir): <ace\_install\_dir>/libraries.
  - b. The top-level Achronix technology-specific simulation library include file, found in <ace\_install\_dir>/libraries/device\_models/<device>\_simmodels.sv.
  - c. The behavioral RTL (Verilog or VHDL) source files for the user design.
  - d. The top-level simulation testbench (Verilog or VHDL) files.
- 4. Run the simulation and observe the output waveform.

# General Gate-Level Simulation Flow

To perform gate-level simulation:

1. Create a synthesis project in the <project\_dir>/src/syn/ directory for Synplify Pro to compile and synthesize the source behavioral RTL files to map to Achronix technology. The output of synthesis (Synplify Pro) is a mapped gate-level Verilog netlist in the format that ACE can accept as input for the back-end place-and-route flow. Synplify Pro outputs the synthesized gate-level netlist with the \*.vm extension.

- 2. Create a <sim\_tool>-gate directory under <project\_dir>/src/.
- 3. Change directories (cd) to the new <project\_dir>/src/<sim\_tool>-gate directory (make it the current working directory) to launch subsequent simulator commands from.
- 4. Create the simulation project files and add the source files and library paths. This step can be performed by creating a filelist.f with all the library includes, design files, and compiler directives. For an example of this type of file list, see the filelist.f examples in the section, Siemens QuestaSim Simulator Example (page 43). Add the following to the simulator project:
  - a. The top-level Achronix technology-specific simulation library include directory path (incdir): <ace\_install\_dir>/libraries.
  - b. The top-level Achronix technology-specific simulation library include file, found in <ace\_install\_dir>/libraries/device\_models/<device>\_simmodels.sv.
  - c. The synthesized gate-level Verilog netlist file (\*.vm) for the user design.
  - d. The top-level simulation testbench (Verilog or VHDL) files.
- 5. Run the simulation and observe the output waveform.

### **General Post-Route Simulation Flow**

To perform post-route simulation:

 Create a project in the <project\_dir>/src/ace/ directory for ACE to place and route the source synthesized gate-level Verilog netlist file (\*.vm file output by Synplify Pro) for the user design. The user design must be run through the place-and-route flow in ACE, and the Generate Final Simulation Netlist flow step must be run to output the post-route gate-level netlist from ACE.

The post-route gate-level netlist represents the user design logic after all transformations and optimizations made by the flow prior to bitstream generation. ACE outputs the post-route gate-level netlist into the following location: <project\_dir>/src/ace/<active\_impl\_dir>/pnr/output/<design>\_final.v. This file is encrypted using industry-standard Verilog encryption techniques which are supported by all simulators in the Achronix software tool flow.

- 2. Create a <sim\_tool>-final directory under <project\_dir>/src/.
- 3. Change directories (cd) to the new <project\_dir>/src/<sim\_tool>-final directory (make it the current working directory) to launch subsequent simulator commands from.
- 4. Create the simulation project files and add the source files and library paths This step can be performed by creating a filelist.f with all the library includes, design files, and compiler directives. For an example of this type of file list, see the filelist.f examples in the section, Siemens QuestaSim Simulator Example (page 43). Add the following to the simulator project:
  - a. The top-level Achronix technology-specific simulation library include directory path (incdir): <ace\_install\_dir>/libraries
  - b. The top-level Achronix technology-specific simulation library include file, found in <ace\_install\_dir>/libraries/device\_models/<device>\_simmodels.sv
  - c. The encrypted post-route gate-level Verilog netlist file (\*\_final.v) for the user design.
  - d. The top-level simulation testbench (Verilog or VHDL) files
- 5. Run the simulation and observe the output waveform.

# Example Design Description

The example design used in various simulation flows described in this user guide instantiates an 8-bit LFSR that can count both up and down. There is an 8-bit output showing the result of the LFSR counter and an overflow signal.

#### (i) Note

If simulating a design with BRAM or LRAM and using a memory initialization file, for example, rom\_file.txt, it has to be present in the mem\_init\_files directory, relative to where the simulation tool is invoked for all simulators except Aldec Rivera. Otherwise, the simulators will not be able to find the .txt file and will error out. For Aldec Riviera, refer to the steps described in Aldec Riviera Simulator Example (page 24) regarding a memory initialization file, rom\_file.txt.

```
lfsr_updown_cnt.v
`define CNT_WIDTH 8
module lfsr_updown_cnt (
            clk_in
                           // Clock input
                     ,
            rst
                           // Reset input
                     ,
                       , // Enable input
            en
            down_not_up, // Up Down input
                           // Count output
            cnt
                     ,
                           // Overflow output
            ovrflow
            );
    input clk_in;
    input rst;
    input en;
    input down_not_up;
   output [`CNT_WIDTH-1 : 0] cnt;
   output
                              ovrflow;
    reg [`CNT_WIDTH-1 : 0]
                              cnt;
   assign ovrflow = (down_not_up) ? (cnt == {{`CNT_WIDTH-1{1'b0}}, 1'b1}) :
                                    (cnt == {1'b1, {`CNT_WIDTH-1{1'b0}}});
    always @(posedge clk_in)
    begin
        if (rst)
            cnt <= {`CNT_WIDTH{1'b0}};</pre>
        else if (en) begin
            if (down_not_up) begin
                cnt <= {~(^(cnt & `CNT_WIDTH'b01100011)),cnt[`CNT_WIDTH-1:1]};</pre>
            end else begin
```

```
cnt <= {cnt[`CNT_WIDTH-2:0],~(^(cnt & `CNT_WIDTH'b10110001))};
end
end
end
end // always @ (posedge clk_in)
endmodule : lfsr_updown_cnt
```

### Aldec Riviera Simulator Example

### **RTL Simulation in Riviera**

### Step 1 - Create Simulation Directory

Create a RivieraSim RTL simulation project directory under <project\_dir>/src/, then change directories (cd) to make <project\_dir>/src as the current working directory to launch Riviera from.

### Step 2 - Create a .do File

Create the file riviera\_script.do. The following commands are used in the riviera\_script.do file to compile and simulate the design.

```
#Creates a workspace called riviera_rtl_workspace in current directory. It automatically
changes directory to ./riviera_rtl_workspace
workspace.create riviera_rtl_workspace ./
#Creates a design called lfsr_updown_cnt
workspace.design.create lfsr_updown_cnt ./
#Save workspace
workspace.save
#If using a memory initialization file, copy the <mem_file>.txt to riviera_rtl_workspace
directory like this
# cp ../mem_init_files/mem_file.txt .
#Add the design RTL
design.file.add ../rtl/lfsr_updown_cnt.v
design.file.add ../tb/lfsr_updown_cnt_tb.v
design.file.add /<ACE_INSTALL_DIR>/libraries/device_models/<DEVICE>_simmodels.sv
#Compile design
#design.compile test
alog -work lfsr_updown_cnt -incdir {/<ACE_INSTALL_DIR>/libraries/} -msg 5 -dbg -protect
0 -quiet {/<project_dir>/src/rtl/lfsr_updown_cnt.v} {/<project_dir>/src/tb/
```

```
lfsr_updown_cnt_tb.v} {/<ace_install_path>/libraries/device_models/
  <DEVICE>_simmodels.sv}
#Initialize design
#design.simulation.initialize lfsr_updown_cnt_tb
asim -lib lfsr_updown_cnt -dbg -t 0 -dataset {/<project_dir>/src/results/
lfsr_updown_cnt} -datasetname {sim} lfsr_updown_cnt_tb
#Run
run -all
#Saves workspace
workspace.close -save
quit
```

Where  $\langle DEVICE \rangle$  represents the name of the target device, such as AC7t1500.

### Step 3 - Run the Simulation

Run the script riviera\_script.do to compile and simulate the design using the following command. The results are then copied to the sim.log file.

```
/<RIVIERA_INSTALL_DIR>/riviera-pro-2014.06-x86_64/bin/vsimsa -do ./riviera_script.do >
sim.log
```

Once simulation is complete, the sim.log displays a message similar to following:

<pre># ELAB2: Elaboration final pass complete - time: 0.3 [s]. # KERNEL: Kernel process initialization done. # Allocation: Simulator allocated 7432 kB (elbread=1450 elab2=5844 kernel=137 sdf=0) # KERNEL: ASDB file was created in location /simulation_example_design/src/results/ lfsr_updown_cnt/dataset.asdb run -all</pre>			
# KERNEL: Reset released			
# KERNEL: 87000: rst 0 en 1 updown 0 cnt 11000011 overflow 0			
# KERNEL: 129000: rst 0 en 1 updown 1 cnt 00000010 overflow 0			
# KERNEL: SIMULATION PASSED!!			
<pre># RUNTIME: Info: RUNTIME_0068 lfsr_updown_cnt_tb.v (66): \$finish called.</pre>			
# KERNEL: Time: 169 ns, Iteration: 1, Instance: /lfsr_updown_cnt_tb, Process:			
@INITIAL#41_2@.			
# KERNEL: stopped at time: 169 ns			
# VSIM: Simulation has finished. There are no more test vectors to simulate.			
workspace.close -save			
quit			

sim.log

# VSIM: Simulation has finished.

#### Step 4 - View the Waveform

In Riviera, in order to view the waveform, simulation has to be rerun. Change the directory to / riviera\_rtl\_workspace. Invoke the Riviera GUI from this directory using the following command.

```
/<RIVIERA_INSTALL_DIR>/riviera-pro-2014.06-x86_64/bin/riviera &
```

#### Step 5 - Open the Workspace

After the Riviera GUI starts up, open the workspace file riviera\_rtl\_workspace.rwsp by selecting File  $\rightarrow$  Open  $\rightarrow$  Workspace.



Figure 13 • Riviera Workspace

#### (i) Note

If using a memory initialization file when simulating BRAM or LRAM, copying the rom\_file.txt to the workspace design directory is important; otherwise, when re-running simulation for viewing waveform, the rom\_file.txt will not be found.

### Step 6 - Initialize the Simulation

Initialize simulation as shown below by right-clicking on the file  $lfsr\_updown\_cnt\_tb.v$  in the Libraries pane and selecting **Initialize Simulation**.



Figure 14 • Initializing Simulation

### Step 7 - Add Signals to the Waveform

Add signals to the waveform by right-clicking the DUT in the Hierarchy pane and selecting **Add to**  $\rightarrow$  **Waveform**.



Figure 15 • Adding the Waveform

### Step 8 - View the Waveform

Click the **Restart** and **Run -all** button to view the waveform.
-				
R		Riviera-PRO - Untitled4.awc*		_ = ×
<u>F</u> ile <u>E</u> dit <u>V</u> iew	Control Simulation	/ <u>a</u> veform <u>T</u> ools <u>W</u> indow <u>H</u> elp		
🗟 🔻 🧀 💾 🐚	۵۱۵ 🖒 🗶	🖒 🚡 🗞 🐵 🕐 🕨 100 ns 🗘 🕨 🕊 🖬 🛼 🗛	□ 169 ns + 1	1
🖬 🏛 🕒 🖻	😑 🖬 🏞 🐂 👫	👪 🛛 🕶 🗊 🗰 I 🖓 🔕 👙 🏫 🐨 🗭 🔞 I 🕕 🐘 🔜 🚖 😭 3	🧕 🖲 🐔 🕤 🚭 🛤	🚓 🕺 🖄 🖗 🌐
📑 Desi 🗘 🛪 🗙	📴 Untitled4.awc* 🛛	🗙 📴 lfsr_updown_cnt_tb.v 💌	▼ 1	Hierarchy 🗘 🗧
debug 👻 »	‡+ ‡- ( <b>*</b> • ⊕ ⊝	© © © 0 fs - 177 450 ps ▼ Δ* Δ* Δ° 🐺 🌐 🚏 🛄 » ½ » Л ▼ »	» Auto 🔻 1 ns	▼   ∳° (.*)   »
Name	Name         Value		µ40         µ50         m         M           µ10         µ10         µ10         µ10         µ10         M           000000000000000000000000000000000000	ame Des → \$ \$root \$ 4 → " \$ firsr updown_ce" if → " DUT → " D
4 <b>F</b>		Ofs - 177450ps		
🕒 Console		🗘 🕅 Watch 1		×3¢
88 85 85 C	Errors 🔥 Warnings	🛇 Messages 🛛 😤 🗛 📂		🖌 🖓 (.*) 🛛 Attributes 🔻
<pre>• # VSIM: Simu test vectors &gt; </pre>	lation has finish to simulate.	d. There are no more Modified Name Value	Type wire wire wire	Last Event Time 169ns 3ns 47ns Ronc V

Figure 16 • Viewing the Waveform

# Gate-Level Simulation in Riviera

For gate-level simulation, a synthesized netlist has to first be generated using Synplify Pro before performing the simulation.

## Step 1 - Create the Synthesis Project

Create a new project in Symplify under <project\_dir>/src/syn, include <ACE\_INSTALL\_DIR>/libraries/ device\_models/<DEVICE>\_symplify.sv followed by the RTL design files and constraint files.

Where  $\langle DEVICE \rangle$  represents the name of the target device, such as AC7t1500.

### Step 2 - Synthesize the Design

Synthesize the design using Synplify Pro. Synplify Pro generates a gate-level netlist with .vm extension, for the example design, the file <project\_dir>/src/syn/rev\_acx/lfsr\_updown\_cnt.vm is generated.

### Step 3 - Create a Workspace

To run the gate-level simulation, create a workspace and run the script as described in **RTL Simulation in Riviera** (page 24) except that the gate-level simulation uses the mapped netlist

```
#Creates a workspace called riviera_gate_workspace in current directory. It
automatically changes directory to ./riviera_gate_workspace
workspace.create riviera_gate_workspace ./
#Creates a design called lfsr_updown_cnt
workspace.design.create lfsr_updown_cnt ./
workspace.save
#If using a memory initialization file, copy the <mem_file>.txt to riviera_rtl_workspace
directory like this
# cp ../mem_init_files/mem_file.txt .
#Add the gate netlist
design.file.add ../syn/rev_2/lfsr_updown_cnt.vm
design.file.add ../tb/lfsr_updown_cnt_tb.v
design.file.add /<ACE_INSTALL_DIR>/libraries/device_models/<DEVICE>_simmodels.sv
#Compile design
#design.compile test
alog -work lfsr_updown_cnt -incdir {/<ACE_INSTALL_DIR>/libraries/} -msg 5 -dbg -protect
0 -quiet {/<project_dir>/src/rtl/lfsr_updown_cnt.v} {/<project_dir>/src/tb/
lfsr_updown_cnt_tb.v} {/<ACE_INSTALL_DIR>/libraries/device_models/<DEVICE>_simmodels.sv}
#Initialize design
#design.simulation.initialize lfsr_updown_cnt_tb
asim -lib lfsr_updown_cnt -dbg -t 0 -dataset {/<project_dir>/src/results/
lfsr_updown_cnt} -datasetname {sim} lfsr_updown_cnt_tb
#Run
run -all
#Saves workspace
workspace.close -save
quit
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

### Step 4 - Run the Simulation

Follow Step 3 of RTL Simulation in Riviera (page 24) to run simulation.

#### Step 5 - View the Results

Follow Steps 4 to the end of RTL Simulation in Riviera (page 24) to view the waveform.

# Post-Route Simulation in Riviera

For post-route simulation, the synthesized gate-level netlist must first be run through place and route using ACE.

## Step 1 - Create the ACE Project

Create a new project in ACE under <project\_dir>/src/ace. Add the gate-level netlist lfsr\_updown\_cnt.vm generated by Synplify Pro plus the constraint files.

### Step 2 - Run Place and Route

Run the place and route flow, including the 'Generate Final Simulation Netlist' step to obtain a post-route netlist. In this example, the netlist is generated under <project\_dir>/src/ace/impl\_1/output/lfsr\_updown\_cnt\_final.v.

#### Step 3 - Create the Workspace

Run the post-route simulation by creating a workspace called final and run the script as described in the RTL Simulation in Riviera (page 24) section except that the post-route simulation uses the final netlist.

```
#Creates a workspace called riviera_final_workspace in current directory. It
automatically changes directory to ./riviera_final_workspace
workspace.create riviera_final_workspace ./
#Creates a design called lfsr_updown_cnt
workspace.design.create lfsr_updown_cnt ./
workspace.save
#Copy the in/exp files
cp ../tb/testvectors.in .
cp ../tb/testvectors.exp .
#If using a memory initialization file, copy the <mem_file>.txt to riviera_rtl_workspace
directory like this
# cp ../mem_init_files/mem_file.txt .
#Add the final netlist
design.file.add ../ace/impl_1/output/lfsr_updown_cnt_final.v
design.file.add ../tb/lfsr_updown_cnt_tb.v
design.file.add /<ACE_INSTALL_DIR>/libraries/device_models/<DEVICE>_simmodels.sv
#Compile design
#design.compile test
alog -work lfsr_updown_cnt -incdir {/<ACE_INSTALL_DIR>/libraries/} -msg 5 -dbg -protect
0 -quiet {/<project_dir>/src/rtl/lfsr_updown_cnt.v} {/<project_dir>/src/tb/
lfsr_updown_cnt_tb.v} {/<ace_install_path>/libraries/device_models/
<DEVICE>_simmodels.sv}
```

```
#Initialize design
#design.simulation.initialize lfsr_updown_cnt_tb
asim -lib lfsr_updown_cnt -dbg -t 0 -dataset {/<project_dir>/src/results/
lfsr_updown_cnt} -datasetname {sim} lfsr_updown_cnt_tb
#Run
run -all
#Saves workspace
workspace.close -save
quit
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

### Step 4 - Run the Simulation

Follow Step 3 of RTL Simulation in Riviera (page 24) to run simulation.

### Step 5 - View the Results

Follow Steps 4 to the end of RTL Simulation in Riviera (page 24) to view the waveform.

```
Cadence Xcelium Simulator Example
```

# **RTL Simulation in Xcelium**

In order to run the RTL simulation using the Cadence Xcelium tool, follow the steps below:

#### Caution!

The user must set the `XCELIUM define in order for the Achronix libraries to compile correctly.

### Step 1 - Invoke the Xcelium Tool

Invoke the Cadence tool by specifying the path where the tool is installed using the command **xrun** and include the libraries path, path to <DEVICE>\_simmodels.sv, top-level RTL file, and testbench as shown below:

```
<project_dir>/src/tb/lfsr_updown_cnt_tb.v -gui -sv
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

#### Table 6 · Xcelium Command Options

Options	Required	Description
-access +rwc	Yes	Turn on read, write and/or connectivity access
-gui	No	Invoke the GUI
-SV	Yes	Supports System Verilog constructs
		This option is to be used only when reading back configuration memory (CMEM) contents during WGL simulations.
+define+CMEM_READBACK	No	(i) Note Simulating CMEM readback function takes on the order of hours to complete with the Xcelium simulator.

When the compilation and elaboration of the design completes successfully, the following message is displayed at the end of xrun.log created in the same directory where the tool is run. Also the graphical debug environment, the SimVision GUI, is launched as shown in Step 2.

Building instance specifi	c data	structur	es.	
Loading native compiled c	ode:			Done
Design hierarchy summary:				
Ins	tances	Unique		
Modules:	837	258		
UDPs:	Θ	5		
Timing outputs:	4	1		
Registers:	3671	548		
Scalar wires:	8208	-		
Expanded wires:	695	36		
Vectored wires:	1084	-		
Named events:	40	4		
Always blocks:	2821	286		
Initial blocks:	517	111		
Cont. assignments:	2988	1421		
Pseudo assignments:	631	380		
Compilation units:	1	1		
Simulation timescale:	1ps			
Writing initial simulatio	n snaps	shot:		
Loading snapshot worklib.bram	_output	:s:vp		Done
SVSEED default: 1				

ncsim: \*W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable\_sem2009 option for turning off SV 2009 simulation semantics.

## Step 2 - Add Signals to the Waveform

From the Design Browser pane in the SimVision main window, scroll down to and select the testbench, lfsr\_updown\_cnt\_tb.



Figure 17 • SimVision Main Window

From the Objects view, select the DUT and all of the required signals. Right-click, select **Send to Waveform Window** to add the signals.



Figure 18 • Adding Signals to the Waveform

The Waveform window will open as shown below.

		Wav	eform 1 - SimV	ision					_ D	×
Eile Edit Yiew Explore Form	at Sim <u>u</u> lation <u>W</u> i	ndows <u>H</u> elp							cāder	n c e'
🏪 🐏   🐑 🖧 🕻	) 🛍 🗙 🎘 🎘 🏟	( <b>M-</b> 🛛 ) 🗖	]•		🇳 🕂	Send To:	R 🏔 🛙	L 📰 📖		
Search Names: Signal -	<b>⊻ 11, 11</b> Se.	arch Times: Di	gital Value 🔻		ī <u>M. M.</u>					
TimeA V = 0 V ps V	Rt 🗶 🖈 沈			``````````````````````````````````````	•	Time: 🖁 🗖	0 : 2000p	s 🔳 🖯	🔍 🏄 =	≈ <u>*.</u> * 9
× () () Baseline▼=0	Baselin	ne = 0								
Name Ov	Lursor ©▼ 0	0  200ps  4	00ps  600ps	800ps	1000ps	1200ps	1400ps	1600ps	1800ps	
Image: state of the state o	x 'h xx x x x x									
		1200	400    600	800	1000	1200	1400	1600	_2000ps	2
o 🕼 🔚								6 obje	ects selec	ted

Figure 19 • Xcelium Waveform Window

# Step 3 – Run the Simulation

Run simulation by selecting **Simulation**  $\rightarrow$  **Run**.

							Wa	veform 1	- SimVisi	on					- 0	8
Eil	e <u>E</u> dit Yiew	Explore	Form	at	Simulation	Windows He	lp								cād	ence <sup>-</sup>
Se	arch Names: Si	gnal 🗸 🦳	₩ 0	) (í	Run Stop SystemC/C/C	)++ debug	r	F2	ie 🗸 🗌			Send To:	· 💫 🏔 🛛	<b>)</b> 22 III		
R.	TimeA 🔻 = 🛛	•	ps▼	, e	Terminate C	C++ Debugge	r		0	<b>nn ()</b> 0	+ 0	Time: 🖁	0:2000	os 🔳	🔍 🏅 🖉	· · · · · · · · · · · · · · · · · · ·
	Basel     Curson-Basel     Curson-Basel     Name     Control     Contro     Control     Control     Control	ine▼=0 ine▼=0	<b>≎</b> ▼ ( > > >	ûur:	Step Next in Sco Return Advance Reset to St Save Checkp Restart fro Reinvoke Si Terminate & Disconnect	pe oint M Checkpoint Mulator Disconnect. Sost-Proces	••• •• §•••	F5 F6 F7 Shift+F5 ~	00ps	800ps	1000ps	1200ps	1400ps	1600ps	1800ps	
					Set Breakpoints Deposit Val Create Prok Create Forok Create Driv Create Debu Show	pint S pe re rer g Variable	•	~	jeoo , , , ,	800	. 1000,	1200	1400	1600	2000p	s
	rst	simulatic	an unt.		Restart fro Reinvoke Si Terminate & Disconnect Set Breakpo Breakpoints Deposit Val Create Prob Create Foro Create Driv Create Debu Show it hits the	m Checkpoint mulator a Disconnect. bint bint be be be be be be by Variable mext breakpo:	•••• •• •	~	1600	1800	, <u>11000</u> , , ,	1200, , ,	1400	1600 6 ob.	, 2000p Jects sel	s

Figure 20 • Running Simulation

## Step 4 - View the Waveform

Select the View tab and Zoom Full X. The waveform will be displayed as shown below.

Waveform 1 - SimVision	
Eile Edit Yiew Explore Format Simulation Windows Help	cādence
🎥 💱 🍙 🎭 🗥 🗠 😹 🗈 🛍 🗙 🇊 🚎 🏐 👘 🖬 🔤 🔤 🖬	
Search Names: Signal 🗸 📶 📶 🖍 🎢 🚽 Search Times: Digital Value 🗸 🔟 🔟 🛝	
R = 169,000 ■ PS R + C + M   D + III M   P P P = (169,000 + 0)   Time: 2 168,200ps : 170 ▼	<b>, + - = </b> ₩
X ① Baseline▼=0	1170 000
Name         Or         Dursor         Or         Destroy         Destroy <thdestroy< th="">         Destroy         <thdestroy< th=""> <thdestroy< th=""> <thdestroy< th=""></thdestroy<></thdestroy<></thdestroy<></thdestroy<>	
adout_not_up     out	
	T T
Image: Second	ect selected

Figure 21 • SimVision Waveform Window

## Step 5 - View Console Messages

The console window displays messages from the testbench. It indicates that the test passed successfully and the simulation completion time.

Console - SimVision –	o ጰ
Eile Edit Yiew Simulation Windows Help	cādence
📴 🦭 🖟 🗶 🛛 Text Search: 🔳 🖍 🔐	
Image: Source /usr/local/cad/cadence/Xcelium/XCELIUM2303/tools/xcelium/files/xmsimrc         Vcelium> database _sonen waves _into waves shm =default	
<pre>xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx</pre>	tb.DUT. rst

Figure 22 • SimVision Console Window

# Gate-Level Simulation in Xcelium

For gate-level simulation, a synthesized netlist has to first be generated using Synplify Pro before performing the simulation.

#### UG072

#### Step 1 - Create the Synthesis Project

Create a new project in Synplify under <project\_dir>/src/syn, include <ACE\_INSTALL\_DIR>/libraries/ device\_models/<DEVICE>\_synplify.sv followed by the RTL design files and constraint files.

Where  $\langle DEVICE \rangle$  represents the name of the target device, such as AC7t1500.

#### Step 2 - Synthesize the Design

Synthesize the design using Synplify Pro. Synplify Pro generates a gate-level netlist with .vm extension, for the example design, the file <project\_dir>/src/syn/rev\_acx/lfsr\_updown\_cnt.vm is generated.

Rename the gate-level netlist extension from .vm to .v so that the Xcelium simulator understands that it is a Verilog file. Otherwise, the simulator will error out. The example netlist is renamed to lfsr\_updown\_cnt\_gate.v.

#### Step 3 - Run Simulation

To run the gate-level simulation, use the same command as described in the RTL Simulation in Xcelium (page 32) section, except that the gate-level simulation uses the mapped netlist lfsr\_updown\_cnt\_gate.v file instead of source RTL files.

#### (i) Note

If ACE-driven synthesis is used, the netlist file will be under the <project\_output\_dir>/syn/ rev\_acx/ directory.

```
<project_dir>/src/tb/lfsr_updown_cnt_tb.v -gui -sv
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

#### Step 4 - View Simulation Results

Follow the same steps described in **RTL Simulation in Xcelium** (page 32) (Steps 2 to 5) for loading the waveform and viewing the results. When the DUT is selected, the gate-level netlist signals appear as shown below.

B Design	Browser 1 - SimVision	×
<u>File Edit View Select Explore Simulation Windows Help</u>		cādence
🎥 🔡   🕿 🔊   💥 🗅 🛍 🗙 🖉	) 🗳 - 🚴 🛖 Send	™ 🖹 🎘 🔍 🚉 🎆 🔲 📰 📕
☐ 💏 TimeA ▾ = 0 💌 ps ▾ Rth ▾ 🖾	mes: Value 🗸 🔳 🕅	
0+0 🕗 🖬 📮 📮 🐂 🚺		
Design Browser × ④ Object	ts Methods	
Scope: 🚳 All Available Data 🔻 🛞 🚳 Name	0-	Value 🗢
	GND	x
🗎 🕀 LATS	N_20	x
🕀 🕀 LRAM640 🌐 🦛	N_22	x
UIT5	N_23	x
	N_24	x
	N_25	x
O MUX4	N_26	x
— 🛛 МИХ8	N_27	x
🕀 🕕 PADIN	N_28	x
	VCC c/k in	x 
B PADOUT		A the area
	orightog down not un	* **
	en	x
	a0 Z	x
	g1 Z	x
	> ovnlow	x
	ovnow_0_a2_4_Z	x
	🛾 rst	x
	rst_i_Z	x
	un5_cnt_1	x
Find: String	un11_cnt_0_Z	x
	(2	
Show contents: In the signal list area-	🖹 🖾 🔤 🞫 🕅	¥.
		1 object selected

Figure 23 • Adding Signals to the Waveform

# Post-Route Simulation in Xcelium

For post-route simulation, the synthesized gate-level netlist must first be run through place and route using ACE.

### Step 1 - Create the ACE Project

Create a new project in ACE under <project\_dir>/src/ace. Add the gate-level netlist lfsr\_updown\_cnt.vm generated by Synplify Pro plus the constraint files.

### Step 2 - Run Place and Route

Run the place and route flow, including the 'Generate Final Simulation Netlist' step to obtain a post-route netlist. In this example, the netlist is generated under <project\_dir>/src/ace/impl\_1/output/lfsr\_updown\_cnt\_final.v.

UG072

#### Step 3 - Run Simulation

Run the post-route simulation using the same command as was used in RTL and gate-level simulation.

```
xrun -access +rwc +incdir+<ACE_INSTALL_DIR>/libraries/ <ACE_INSTALL_DIR>/libraries/
device_models/<DEVICE>_simmodels.sv <project_dir>/src/ace/impl_1/output/
lfsr_updown_cnt_final.v <project_dir>/src/tb/lfsr_updown_cnt_tb.v -gui -sv
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

#### Step 4 - View Simulation Results

In post-route simulation, when DUT is selected, no signals are displayed since the post-route netlist file is encrypted. Instead, select the signals under lfsr\_updown\_cnt\_tb and follow the same steps described in RTL Simulation in Xcelium (page 32) (Steps 2 to 5) for loading the waveform and viewing the results.



Figure 24 • Adding Signals to the Waveform

# Siemens QuestaSim Simulator Example

# RTL Simulation in QuestaSim

## Step 1 - Create the Project

Create the QuestaSim RTL simulation project directory under <project\_dir>/src/questasim-rtl, then change directories (cd) to make it the current working directory to launch the simulator from.

### Step 2 - Initialize the Work Library

Initialize the simulator work library using the following QuestaSim command:

```
vlib <project_dir>/src/questasim-rtl/work
```

### Step 3 - Create the File List

Create a filelist.f file to configure the project defines, include directories, and source files. If using VHDL, the file should appear similar to the following example:

#### 🔒 Warning!

VHDL simulation is only supported at the RTL simulation level. Achronix does not provide the VHDL wrapper libraries for the Verilog library primitives. Behavioral VHDL is recommended. For Achronix IP, such as BRAM or DSP blocks, the ACE GUI provides IP configuration tools which can generate a VHDL wrapper on top of the configured Verilog primitive wrapper.

#### Example vhdl\_filelist.f

```
<project_dir>/src/tb
+incdir+<project_dir>/src/rtl
+incdir+<ACE_INSTALL_DIR>/libraries
+incdir+<ace_ext_dir>/libraries
<ace_install>/libraries/device_models/<DEVICE>_simmodels.sv
<project_dir>/src/rtl/lfsr_updown_cnt.vhd
<project_dir>/src/tb/lfsr_updown_cnt_tb.vhd
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

If using Verilog, the filelist.f file should appear similar to the following example:

#### Example verilog\_filelist.f

```
+incdir+<project_dir>/src/tb
+incdir+<project_dir>/src/rtl
+incdir+<ACE_INSTALL_DIR>/libraries
+incdir+<ace_ext_dir>/libraries
<ace_install>/libraries/device_models/<DEVICE>_simmodels.sv
<project_dir>/src/rtl/lfsr_updown_cnt.v
<project_dir>/src/tb/lfsr_updown_cnt_tb.v
+libext+.v
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

#### Step 4 - Compile the Design

Before the design can be simulated, it must be compiled. If using VHDL, use the following command to compile the design:

```
vcom -work <project_dir>/src/questasim-rtl/work -f <project_dir>/src/questasim-rtl/
vhdl_filelist.f
```

If using Verilog, use the following command to compile the design:

```
vlog -sv -work <project_dir>/src/questasim-rtl/work -mfcu -f <project_dir>/src/
questasim-rtl/verilog_filelist.f
```

#### Table 7 • Important Command-Line Options

Option	Description
-mfcu	Multi-file compilation unit, all files in command line make up a compilation unit.
-SV	Enable SystemVerilog features and keywords

#### Step 5 - Prepare the Simulation Run

Open the simulator and load the compiled design using the following command:

```
vsim -lib <project_dir>/src/questasim-rtl/work -gui
```

In the simulator GUI, select **Simulate** → **Start Simulation...** to prepare the simulation:

Q		Qu	esta Sim-64 1	0.7c_1				_ 0 ×	
<u>F</u> ile <u>E</u> dit <u>V</u> iew <u>C</u> ompile	<u>Simulate</u> A <u>d</u> d Library	T <u>o</u> ols Layo <u>u</u> t Boo <u>k</u> ma	rks <u>W</u> indow <u>H</u> e	lp					
🖹 • 🚔 🖬 🧇 🍈	Design Optimization Start Simulation	Help Help		) 沈 🕍 🚑 🕺	* * *	<b>*</b> • 🏞 • 💲	Layout NoDesign		
ColumnLayout AllColum	n <sup>s</sup> Runtime <u>O</u> ptions	- 🛛 🦓 - 🛃 - 💕 🐴 -	4						
Library :=====								+ - ×	
▼ Name	<u>R</u> un								
+ 1 work	_ Step	katiepurcell/work/simulat	io						
	Res <u>t</u> art	H//floatfixlib							
ieee_env (empty)	Break	H//ieee_env							
🖃 📶 infact	End Simulation	:H//infact							
🖃 📶 mc2_lib		H//mc2_lib							
👖 mgc_ams (empty)	Library \$MODEL_T	ECH//mgc_ams							
. mtiAvm	Library \$MODEL_T	ECH//avm							
	Library \$MODEL_T	ECH//ovm-2.1.2							
mtiPA (empty)	Library \$MODEL_T	ECH//pa_lib							
ternanti mtiRnm	Library \$MODEL_T	ECH//rnm							
	Library \$MODEL_1	ECH//upt_lib							
	Library \$MODEL_T	ECH//uvm-1.10							
sv std	Library \$MODEL_1	ECH//USWIII							
July sv_stu	Library \$MODEL_T	ECH/ Mh ux01v lih							
+ t vhdlopt lib	Library \$MODEL_T	ECH//vhdlopt_lib							
+ vital2000	Library \$MODEL T	ECH//vital2000							
	Library \$MODEL T	ECH//ieee							
🖃 📶 modelsim lib	Library \$MODEL T	ECH//modelsim lib							
	Library \$MODEL_T	ECH//std							
🖃 📶 std_developerskit	Library \$MODEL_T	ECH//std_developerskit							
🖃 👖 synopsys	Library \$MODEL_T	ECH//synopsys							
🖃 🏦 verilog	Library \$MODEL_T	ECH//verilog							
51									
Transcript				÷				<u> </u>	
# Reading pref.tcl								P	
# // Version 10.7c 1 lir	ux x86 64 Oct 14 2018								
# //									
# // Copyright 1991-2018	3 Mentor Graphics Corporat	ion							
# // All Rights Reserved	1.								
# // QuestaSim and its a	associated documentation c	ontain trade							
# // secrets and commerce	ial or financial informat	ion that are the propert	y of						
# // Mentor Graphics Con	poration and are privileg	ed, confidential,							
# // 5 U.S.C. Section 55	52. Furthermore, this info	rmation							
# // is prohibited from	disclosure under the Trad	e Secrets Act,							
# // 18 U.S.C. Section 1	1905.								
QuestaSim>									
	floatfivlib								
Sivo Design Loaded>	IIOauiXIID							//	

#### Figure 25 • QuestaSim GUI

## Step 6 - Set up the Waveform

In the Start Simulation dialog, select the lfsr\_updown\_cnt\_tb.v testbench file to run. Click on **Optimization Options...** and choose the option for "Apply full visibility to all modules(full debug mode)" and click **OK**:

Design VHDL Verilog	Libraries	SDF Others	
Name  LATNES  LATNR  LATNS  LATR  LATS  Ifsr_updown_cnt  Ifsr_updown_cnt_tb  LMUX2  LRAM  LRAM  I RAM2K_FIFO	Type Module Module Module Module Module Module Module Module	Path /share/general/Softwa /share/general/Softwa /share/general/Softwa /share/general/Softwa /share/general/Softwa /mnt/scratch1/katiepur /mnt/scratch1/katiepur /share/general/Softwa /share/general/Softwa /share/general/Softwa	re// re// re// re// re// cel re// re//
Design Unit(s) work.lfsr_updown_cnt_tb Optimization Enable optimization		Optimization Option	n <b>V</b>

#### Figure 26 • Start Simulation Dialog Box

Select the signals to monitor and add them to the waveform by selecting DUT, selecting the desired signals, and then right-clicking and selecting **Add Wave**.



Figure 27 • Selecting Signals to Observe

### Step 7 – Run the Simulation

From the simulator GUI, select **Simulate**  $\rightarrow$  **Run**  $\rightarrow$  **Run** -**All** to start the simulation:



Figure 28 • Starting the Simulation Run

### Step 8 - View the Waveform

Simulation results are written to the waveform viewer for review:

Quests Sim-64 10.7c1			
Bile Edit View Comple Simulate Adid Waye Tools Layout Boogmarks Window Help     Bile Edit View Comple Simulate Adid Waye Tools Layout Biolognarks Window Help     Bile Edit View Comple Simulate ColumnLayout AllColumns        ColumnLayout All All Columns </td <td>Eje Edit Verw Comple Simulate Ald Wave Topis Layout Bodymarks Window Help         Image: Ima</td> <td>Questa Sim-64 10.7c_1</td> <td> ×</td>	Eje Edit Verw Comple Simulate Ald Wave Topis Layout Bodymarks Window Help         Image: Ima	Questa Sim-64 10.7c_1	×
B · C · C · C · A · F       Help · C · C · A · F       Help · C · C · A · F       Help · C · C · A · F         C · C · C · C · A · F       Help · C · C · A · F       Help · C · C · C · A · F       Help · C · C · C · C · A · F         C · C · C · C · C · A · F       Help · C · C · C · C · A · F       Help · C · C · C · C · C · C · C · C · C ·	B - G - G - A - A - A - A - A - A - A - A	<u>File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window H</u> elp	
Image: Standard S	Image:	B - ☞ 🖬 参 🚭   3, 🖻 🛍 _ 그 근   O - 桷 ฿    Help 🦓    参 🖄 🕮 🧛 🕺    🖥 如 - ↑ ♦ ⇒   B 100 ps 🕆 💵 🕮 🚳 🈩   33	: 🛍 🖽 🚸
Image: Second	Image: Second	🕇 🏞 🛊   🏦 - 🏤 - 🏦   Layout Simulate 🗨    ColumnLayout AllColumns 🔍    🤻 - 🖏 - 🥵 - 🥵    1 💿 🗊 Au 🌽    🤇	<b>G</b> ↔ II 31   <b>B</b> >
Image: Sime Default       Image: Sime Default<	Image: Delault       Image: Delault       Image: Delault       Image: Delault         Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault         Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault         Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image: Delault       Image:	🛃 ≟ Ҽ Ҽ Ҽ Ҽ Ҫ Ӻ Ӻ 📓   Э+ - +€ - Ѯ→   Search: 🔽 🖉 🏨 🐉    🍳 🍳 🔍 😫 🧏    🛄 🛄 関    📓    🗊    🗍    🛛    🕷    💥 💥 🗟 🐐	
Instance Design unit     Instance Design	V   Name       V   Name <td< td=""><td>🕼 sim - Default 🐘 🛨 🖻 🗶 🏟 Objects 🐘 🕂 🔮 🖉 🖉</td><td>+ @ ×</td></td<>	🕼 sim - Default 🐘 🛨 🖻 🗶 🏟 Objects 🐘 🕂 🔮 🖉 🖉	+ @ ×
<pre>     Hisr.updown_ent b fisr.updown     Hisr.updown     Hisr</pre>	<pre>space if sr_updown_ent_b</pre> <pre>if sr_updown_ent_b</pre> <pre>space if space is a fill space is a spa</pre>	Instance Design unit Name (I Now I) Msgs	
<pre>     DUT</pre>	DUT its_updown #WINTAL#18 ifsr_updown #WINTAL#18 ifsr_updown #Untal#18 ifsr_updown #Untal#18 ifsr_updown #up_down 1%11 Regi wy.down 1	🖃 🗐 lfsr_updown_cnt_tb lfsr_updown 🧇 period 32'h00 Para. 🐋cnt tb/DUT/clk in 1'h1 th 100 minute international inter	dennennen dennen en denen en denen 🗌 🗌
<pre>#MINIAL#13 its_updown. #INIAL#141 its_updown. # feset 110 Regi # dvsim_capacity# # dvsim_capacity# # lubrary &gt; 2 stm &gt; 1 stance: /lfsr_updown_ent_tb</pre>	<pre>#INITAL#41 Initial #INITAL#41 Initial #INITAL#</pre>	DUT Ifsr_updown Clk 1h1 Regin cnt_tb/DUT/rst 1h0	
Intrivention of up of the set	Image: Stable Structure       Stable Structure       Image: Stable Structure	→ #INITAL#18 ITS_updown	
Image: Std	std std      Std </td <td>This with the second se</td> <td></td>	This with the second se	
<pre>     #vsim_capacity#     * overflow     1h0     Net     Processes (Active)     Processes     Processes (Active)     Processes (Active)     Processes     Processes</pre>	<pre>     #vsim_capacity#</pre>	● J std std • count 8 heb Net ● CO Juiuuuuuuuuuuuuuuuuuuuuuuuuuuuuuuuuuuu	
Ibbrary Name       Imital         Ibbrary Name       Imital         Ibbrary Name       Imital         Ibbrary Name       Imital         Imital       Imital	Image: Type (filtered)         Image: Type (filtere	😤 #vsim_capacity# 🔷 overflow 1h0 Net	
Processes (Active)     Processes     Proceseses     Processes	Processes (Active)       Image: Type (filtered)         Image: Type (filtered)       Image: Type (filtered)         Image: Type (filtered) </td <td></td> <td></td>		
Processes (Active)       Image: Type (filtered)         Image: Name       Type (filtered)         Image: Type (filtered)       Image: Type (filtered)         Image: Type (filtered)       Imag	Processes (Active)     Type (filtered)     #INITIAL#41     Initial     Ininitial     Initial		
Name       Type (titlered)         # #INITIAL#41       Initial         # #INITIAL#41       Initial         Ibbrary >>       2 sim ×         # Libbrary >>       2 sim ×         # Libbrary >>       2 sim ×         # Tanscript       ::::::::::::::::::::::::::::::::::::	Name       Type (filtered)         # HNITIAL#41       Initial         # HNITIAL#41       Initial         Wave >       Initial         ILibrary >       y sim >         Imacript       Imacript         Transcript       Imacript         # Transcript       Imacript         Imacript       Imacript         # Transcript       Imacript         Imacript       Imacript <td>A Processes (Active)+ at x</td> <td></td>	A Processes (Active)+ at x	
##NITIAL#41       initial         ##NITIAL#41       initial         Image: Second s	#INITIAL#41       initial         #INITIAL#41       initial         Initial       initial         Initeration: 1       initial		
Image: Second	Now       169000 ps       50000 ps       100000 ps       150000 ps         It Library X 2 sim X       Image: Source of the second s	→ #INITIAL#41 Initial	
Image: Second	Image: Second part of the second part o		
Ibbrary > 2 sim x            Ibbrary	Now       169000 ps       50000 ps       150000 ps         Ibrary       Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×         Transcript       Image: Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×         Image: Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×         Image: Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×         Image: Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×         Image: Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×       Image: Sim ×         Image: Sim ×		
Ibit         Imit         Imit <td< td=""><td>Now       169000 ps       50000 ps       150000 ps         Ibray       Image: Section 1       0 ps       0 ps         Transcript       Image: Section 2       Image: Section 2       Image: Section 2         Transcript       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image:</td><td></td><td></td></td<>	Now       169000 ps       50000 ps       150000 ps         Ibray       Image: Section 1       0 ps       0 ps         Transcript       Image: Section 2       Image: Section 2       Image: Section 2         Transcript       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2       Image: Section 2         Image: Section 2       Image:		
Image: State of the state o	Cursor1 0 ps 0 ps 10000 ps 10000 ps 10000 ps	2 ≥ 6 Now 169000 ps 50000 ps 1000	1 IIIIIIIIIIIIIII
Image: State of the state o		b ≯ ⊖ Cursor 1 0 ps 0 ps	00 ps 130000 ps
It Library     Image: Sime state s	ILibrary X		
Transcript ::::::::::::::::::::::::::::::::::::	Transcript ::::::::::::::::::::::::::::::::::::	Library × 🖉 sim × 💶 🕨	< >
# Time: 169 ns Iteration: 1 Instance: /lfsr_updown_ent_tb	<pre># Time: 169 ns Iteration: 1 Instance: /lfsr_updown_cnt_tb # 1 # Break in Module lfsr_updown_cnt_tb at /mnt/scratch1/katiepurcel1/work/simulation_example_design/src/tb/lfsr_updown_cnt_tb.v line 66 VSIM 4&gt; </pre>	A transcript	+ # X
	<pre># 1 # Break in Module lfsr_updown_cnt_tb at /mnt/scratch/katiepurcell/work/simulation_example_design/src/tb/lfsr_updown_cnt_tb.v line 66 VSIM 4&gt; </pre>	# Time: 169 ns Iteration: 1 Instance: /lfsr_updown_cnt_tb	
# 1 # Party in Madel 16:0 water and the st (and the big answer) (and the big and the big a	Break III Module IISI_uppown_cht_Lo at /mit/Scratchi/katiepurcei/work/simulation_example_design/src/to/iisi_uppown_cht_Lo.v iine oo  VSM 4>	# 1 # Dark is Mahle 16a andar at the transformative Westiman and the inclusion and the intervention and the solid	
# preak in mounte itsr_upuown_cht_to at /mmt/scratchi/katiepurceii/work/simulation_example_design/src/to/itsr_updown_cht_to.V line ob		<pre>in oreax in mousie inst_upuowin_chi_to at /min/scratchi/katiepurceii/work/simulation_example_design/src/tb/itsr_upuowin_chi_to.V line bb Veruitas</pre>	
Volim 42	Desks 101E04 es	Voim 42 Nous 180 no Dolno 1 inviter undeuro ont #MINITAL#41	0 pc to 191504 pc

Figure 29 • QuestaSim Waveform Viewer

# Gate-Level Simulation in QuestaSim

For gate-level simulation, a synthesized netlist has to first be generated using Synplify Pro before performing the simulation.

## Step 1 - Create the Synthesis Project

Create a new project in Symplify under <project\_dir>/src/syn, include <ACE\_INSTALL\_DIR>/libraries/ device\_models/<DEVICE>\_symplify.sv followed by the RTL design files and constraint files.

Where <DEVICE> represents the name of the target device, such as AC7t1500.

#### Step 2 - Synthesize the Design

Synthesize the design using Synplify Pro. Synplify Pro generates a gate-level netlist with .vm extension, for the example design, the file <project\_dir>/src/syn/rev\_acx/lfsr\_updown\_cnt.vm is generated.

#### Step 3 - Set up the Simulation Project

Create a QuestaSim gate-level simulation project directory under <project\_dir>/src/questasim-gate, then enter this directory to make it the current working directory to launch the simulator from.

#### Step 4 - Initialize the Work Library

Initialize the simulator work library using the following QuestaSim command:

```
vlib <project_dir>/src/questasim-gate/work
```

#### Step 5 - Create the File List

Create a filelist.f file to configure the project defines, include directories, and source files:

```
Example verilog_filelist.f
```

```
+incdir+<project_dir>/src/tb
+incdir+<project_dir>/src/rtl
+incdir+<ACE_INSTALL_DIR>/libraries
+incdir+<ace_ext_dir>/libraries
<ace_install>/libraries/device_models/<DEVICE>_simmodels.sv
<project_dir>/src/syn/rev_acx/lfsr_updown_cnt.vm
<project_dir>/src/tb/lfsr_updown_cnt_tb.v
+libext+.v
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

### Step 6 - Compile the Design

Compile the design for simulation using the following command:

```
vlog -sv -work <project_dir>/src/questasim-gate/work -mfcu -f <project_dir>/src/
questasim-gate/verilog_filelist.f
```

### Step 7 - Prepare the Simulation Run

Open the simulator and load the compiled design using the following command:

vsim -lib <project\_dir>/src/questasim-gate/work -gui

Complete the process by following Steps 6 to the end of RTL Simulation in QuestaSim (page 43) above.

# Post-Route Simulation in QuestaSim

For post-route simulation, the synthesized gate-level netlist must first be run through place and route using ACE.

#### Step 1 - Create the ACE Project

Create a new project in ACE under <project\_dir>/src/ace. Add the gate-level netlist lfsr\_updown\_cnt.vm generated by Synplify Pro plus the constraint files.

#### Step 2 - Run Place and Route

Run the place and route flow, including the 'Generate Final Simulation Netlist' step to obtain a post-route netlist. In this example, the netlist is generated under <project\_dir>/src/ace/impl\_1/output/lfsr\_updown\_cnt\_final.v.

### Step 3 - Set up the Simulation Project

Create the QuestaSim post-route simulation project directory under <project\_dir>/src/questasim-final, then enter this directory to make it the current working directory to launch the simulator from.

#### Step 4 - Initialize the Work Library

Initialize the simulator work library using the following QuestaSim command:

```
vlib <project_dir>/src/questasim-final/work
```

#### Step 5 - Create the File List

Create a filelist.f file to configure the project defines, include directories, and source files:

#### Example verilog\_filelist.f

```
+incdir+<project_dir>/src/tb
+incdir+<project_dir>/src/rtl
+incdir+<ACE_INSTALL_DIR>/libraries
+incdir+<ace_ext_dir>/libraries
<ace_install>/libraries/device_models/<DEVICE>_simmodels.sv
<project_dir>/src/ace/impl_1/output/lfsr_updown_cnt_final.v
<project_dir>/src/tb/lfsr_updown_cnt_tb.v
+libext+.v
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

### Step 6 - Compile the Design

Compile the design for simulation using the following command:

```
vlog -sv -work <project_dir>/src/questasim-gate/work -mfcu -f <project_dir>/src/
questasim-final/verilog_filelist.f
```

#### Step 7 - Prepare the Simulation Run

Open the simulator and load the compiled design using the following command:

vsim -lib <project\_dir>/src/questasim-final/work -gui

Complete the process by following Steps 6 to the end of RTL Simulation in QuestaSim (page 43) above.

#### (i) Note

In post-route simulations, the user design netlist output from ACE is encrypted. Therefore, only signals from the testbench are observable. The post-route simulation results should functionally match exactly with the gate-level simulation results. However, if an issue is seen in post-route simulation, run a gate-level simulation to debug the issue.

# Synopsys VCS Simulator Example

## **RTL Simulation in VCS**

In order to run the RTL simulation using the VCS tool, the following steps have to be followed:

#### Step 1 - Run the VCS Simulator

Run the simulator using the **vcs** command, including the libraries path, path to <DEVICE>\_simmodels.v, top-level RTL file and testbench as shown below:

```
vcs +vcs+lic+wait -lca -debug_pp +incdir+<ACE_INSTALL_DIR>/libraries/ <ACE_INSTALL_DIR>/
libraries/device_models/<DEVICE>_simmodels.sv <project_dir>/src/rtl/lfsr_updown_cnt.v
<project_dir>/src/tb/lfsr_updown_cnt_tb.v -sverilog -R -l vcs.log
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

#### Table 8 • VCS Command Options

Options	Required	Description
-lca	Yes	IEEE encryption flow in VCS requires this option.
-debug_pp	No	Creates a VPD file (when used with the VCS system task \$vcdpluson) and enables DVE for post-processing a design. Using-debug-pp can save compilation time by eliminating the overhead of compiling with -debug and -debug_all.
-sverilog	Yes	Supports SystemVerilog features.

Options	Required	Description
-R	No	Run the executable file immediately after VCS links together the executable file. This option is required so that .vpd file is generated which is used for analyzing waveform.
-1	No	Log file name can be specified with this option where VCS records compilation messages. Runtime messages are also included in the log file if -R option is used along with -l.
+vcs+lic+wait	No	Tells VCS to wait for network license if none is available.

# Step 2 – Start the Simulation GUI

After successful completion of compilation and simulation above, a GUI called Discovery Verification Environment (DVE) can be used to post-process a design. In this example lfsr\_updown\_cnt\_tb\_sim.vpd is generated after completion of Step 1. DVE can be opened using the following command:



#### Figure 30 • DVE Main Window

## Step 3 – Open the Simulation Database

#### Open the database file

lfsr\_updown\_cnt\_tb\_sim.vpd file:

<u>6</u>	DVE - TopLevel.1 - [Source.1]	_ 🗆 ×
🖾 Eile Edit <u>V</u> iew Si <u>m</u> ulator Signal <u>S</u> cope <u>T</u> race <u>W</u> in	tow Hetp	_ 8 ×
0 ×1s - 🙀		
Image: State of the state o	Open Database       ×         Look jn: atiepurcel/work/simulation_example_design/src/sim/        + • • • • • • • • • • • • • • • • • • •	
		Reuse
Image: I		E
		×
Log AHistory ASearch Files AOpen		

#### Figure 31 • Opening the Simulation Database

### Step 4 - Add Signals to the Waveform

Select the required signals from the DUT and add them to the waveform by right-clicking and selecting **Add to Waves**  $\rightarrow$  **New Wave View**:



Figure 32 • Adding Signals to the Waveform

#### Step 5 - View the Simulation Results

Waveforms can be viewed and analyzed as shown below:

,	- overnow	12 III S I	_				_							-			-							
٠				D\	/Е - Тор	Level.2	- [Wa	ve.1]	/mnt/s	cratch	1//sr	rc/sim	/lfsr_u	pdowr	1_tb_s	im.vpo	ł							_ 🗆 ×
555 E	ile <u>E</u> dit <u>V</u> iew	Si <u>m</u> ulator Sign	al <u>S</u> cope	<u>T</u> race <u>W</u> in	dow <u>H</u> el	р																		_ 8 ×
	0	<li>sips 👻 📗 🚜</li>	44		· · ·	,@ @,   E	» († 1	i 📲 📗		*	Þ ⊏> ]		the state	v 🗄 v	66 - v	le 🛷 AP	P ▼    4	F 🖡 A	iny Edge		7	1		
	€, €, ⊕ [ @				~		6																	
			1																					
×	•	JII - 開 -																						
Nam	e	Value		50000		600	00	1	.  70	000	1	1	30000			90000	1		1000	00	1		110000	<u></u>
÷-	DUT																							
	D Clk	StC																						
	ID reset	St1																						
	- D- enable	StC																						
	⊡-up down	StC																						
	+	8'hxx	00 X	01 02 0	5 ( Oa (	15 ( 2b (	57 af	5e b	ic ( 78 )	fi e:	3 ( c6 (	8c   18	3   30	61 c3	87 (	Of 87	C3 X	61   30	<mark>  18  </mark> 8	c ( c6	e3	n (7	78 bc	5e (af
		SÞ	^				^			^	_^^	^	_^		_^^		-AA	^			_^			
L	lew Group																							
					20000					60000				Liii	1000			120000		l,	40000		16	
- €		4																						\$\$ <b>1</b>
**	Wave.1 ×																							
																			Q		N/A	N/A	: <b> </b>	17 <b>•</b> •

Figure 33 • Viewing the Waveforms

# Gate-Level Simulation in VCS

For gate-level simulation, a synthesized netlist has to first be generated using Synplify Pro before performing the simulation.

## Step 1 - Create the Synthesis Project

Create a new project in Synplify under <project\_dir>/src/syn, include <ACE\_INSTALL\_DIR>/libraries/ device\_models/<DEVICE>\_synplify.sv followed by the RTL design files and constraint files.

Where <DEVICE> represents the name of the target device, such as AC7t1500.

### Step 2 - Synthesize the Design

Synthesize the design using Synplify Pro. Synplify Pro generates a gate-level netlist with .vm extension, for the example design, the file <project\_dir>/src/syn/rev\_acx/lfsr\_updown\_cnt.vm is generated.

### Step 3 - Run the VCS Simulator

To run the gate-level simulation, use the same command as described in **RTL Simulation in VCS** (page 52) above except that the gate-level simulation uses the mapped netlist lfsr\_updown\_cnt.vm instead of source RTL files.

```
vcs +vcs+lic+wait -lca -debug_pp +incdir+<ACE_INSTALL_DIR>/libraries/ <ACE_INSTALL_DIR>/
libraries/device_models/<DEVICE>_simmodels.sv <project_dir>/src/syn/rev_2/
lfsr_updown_cnt.vm <project_dir>/src/tb/lfsr_updown_cnt_tb.v -sverilog -R -l vcs.log
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

Complete the process by following Steps 2 to the end of RTL Simulation in VCS (page 52).

# Post-Route Simulation in VCS

For post-route simulation, the synthesized gate-level netlist must first be run through place and route using ACE.

## Step 1 - Create the ACE Project

Create a new project in ACE under <project\_dir>/src/ace. Add the gate-level netlist lfsr\_updown\_cnt.vm generated by Synplify Pro plus the constraint files.

### Step 2 - Run Place and Route

Run the place and route flow, including the 'Generate Final Simulation Netlist' step to obtain a post-route netlist. In this example, the netlist is generated under <project\_dir>/src/ace/impl\_1/output/lfsr\_updown\_cnt\_final.v.

### Step 3 - Run the VCS Simulator

Run the post-route simulation using the same command as used in RTL and gate-level simulation using the final netlist:

```
vcs +vcs+lic+wait -lca -debug_pp +incdir+<ACE_INSTALL_DIR>/libraries/ <ACE_INSTALL_DIR>/
libraries/device_models/<DEVICE>_simmodels.sv <project_dir>/src/ace/impl_1/output/
lfsr_updown_cnt_final.v <project_dir>/src/tb/lfsr_updown_cnt_tb.v -sverilog -R -l
vcs.log
```

Where <DEVICE> represents the name of the target device, such as AC7t1500.

Complete the process by following Steps 2 to the end of RTL Simulation in VCS (page 52).

#### (i) Note

In post-route simulations, the user design netlist output from ACE is encrypted. Therefore, only signals from the testbench are observable. The post-route simulation results should functionally match exactly with the gate-level simulation results. However, if an issue is seen in post-route simulation, run a gate-level simulation to debug the issue.

# Chapter 4 : DSM Simulation Package

# **Device Simulation Model**

Many designs require a simulation overlay named the device simulation model (DSM). This package combines the full RTL of the 2D network on chip (NoC) with bus functional models (BFMs) of the interface subsystems that surround the NoC and FPGA fabric. This combination of true RTL for the 2D NoC and models for the interface subsystems allows developing designs within a fast responsive simulation environment, while achieving cycle-accurate interfaces from the NoC, and representative cycle responses from the hard interface subsystems. This simulation environment allows a designer to iterate rapidly to develop and debug their design.

# Description

The DSM provides full RTL code for the NoC, combined with BFMs of the surrounding interface subsystems. The structure is wrapped within a SystemVerilog module named per device (i.e., ac7t1500). Instantiate one instance of this module within the top-level testbench.

In addition, the DSM provides binding macros such that binding between elements of a design and the same elements within the device is possible. For example, the design might instantiate a 2D NoC access point (NAP). It is then necessary to bind this NAP instance to the NAP in the correct location within the 2D NoC by using the `ACX\_BIND\_NAP\_RESPONDER, `ACX\_BIND\_NAP\_INITIATOR, `ACX\_BIND\_NAP\_HORIZONTAL, `ACX\_BIND\_NAP\_VERTICAL or `ACX\_BIND\_NAP\_ETHERNET macro, whichever is appropriate for the design.

Similarly, it is necessary to bind between the ports on the design and the direct-connection interface (DCI) for the interface subsystem. Each DCI within the device is connected to a SystemVerilog interface. This interface can then be directly accessed from the top-level testbench, and signals assigned between the SystemVerilog interface and the ports on the design.

# Selecting the Required DSM

## DSM Utility Package

There is a DSM package for each device, with each DSM representing the specific features of that device. It is therefore necessary to select the correct DSM within a simulation testbench. Selection of the correct DSM is achieved by including the appropriate DSM utility package. The package then creates macros and functions to access the appropriate DSM. The utility package defines the macro ACX\_DEVICE\_NAME, which is then used to instantiate and refer to the DSM. The following DSM utility packages are available.

#### Table 9 · DSM Utility Packages

Devices	DSM Utility Package	ACX_DEVICE_NAME
AC7t1500, AC7t1500ES0	ac7t1500_utils.svh	ac7t1500

Devices	DSM Utility Package	ACX_DEVICE_NAME
AC7t1400, AC7t1400ES0	ac7t1400_utils.svh	ac7t1400
AC7t800, AC7t800ES0	ac7t800_utils.svh	ac7t800

#### **Device-Specific Simulation Files**

To allow for reusable code, the Achronix simulation flow creates a macro for each device, of the form ACX\_DEVICE\_<full device name>. The appropriate macro is present in simulation (and synthesis) when the appropriate ACE library file is included in the project. These ACE library files are located within the <ACE\_INSTALL\_DIR>/libraries/device\_models/<full device name>\_simmodels.sv file. The following table lists the available simmodels.sv files, and the device specific macro that each creates.

#### Table 10 · Simulation Model Files and Defines

Device	Simulation Model File	ACX_DEVICE Macro
AC7t1500	AC7t1500_simmodels.sv	ACX_DEVICE_AC7t1500
AC7t1500ES0	AC7t1500ES0_simmodels.sv	ACX_DEVICE_AC7t1500ES0
AC7t1400	AC7t1400_simmodels.sv	ACX_DEVICE_AC7t1400
AC7t1400ES0	AC7t1400ES0_simmodels.sv	ACX_DEVICE_AC7t1400ES0
AC7t800	AC7t800_simmodels.sv	ACX_DEVICE_AC7t800
AC7t800ES0	AC7t800ES0_simmodels.sv	ACX_DEVICE_AC7t800ES0

#### Instantiate DSM Utility Package

Using the device specific macros, it is possible to create a general DSM instantiation that can be used for multiple devices. In the following example, the ACX\_DEVICE\_xxxx macro is used to select the appropriate DSM utility package. The macros subsequently created by the package are then used to select the appropriate DSM.

```
// Include the appropriate DSM utility file which defines the appropriate macros
    // If an unsupported device is selected, then compilation will fail
    `ifdef ACX_DEVICE_AC7t1500ES0
        `include "ac7t1500_utils.svh"
    `elsif ACX_DEVICE_AC7t1500
        `include "ac7t1500_utils.svh"
    `elsif ACX_DEVICE_AC7t800ES0
        `include "ac7t800_utils.svh"
```

```
`endif
   // Instantiate the DSM
   // ACX_DEVICE_NAME is defined in the DSM utility file for the selected device
   // Connect the chip_ready signal
   `ACX_DEVICE_NAME `ACX_DEVICE_NAME (
        .FCU_CONFIG_USER_MODE (chip_ready),
   );
```

# Version Control

The DSM is version controlled. Within a release, new functions might be added and older functions might be deprecated or replaced. The release is indicated both in the package name

 $(ACE_{major}, minor, patch_DSM_sim_{update}, zip/tgz)$  and in the readme file placed in the root directory of the package.

To ensure that the correct version of the DSM is used, a task must be included within the design testbench to confirm the version compatibility. This function should be instantiated as follows:

### require\_version() Task

The require\_version task has four arguments. In order:

- 1. Major Version Matches the major version of the release
- 2. Minor Version Matches the minor version of the release
- 3. Patch Matches the patch version of the release (optional)
- 4. Update Matches the update number of the release (optional)

If either patch or update is not specified, then these arguments should be set to 0. For example, for the 10.1 release, the arguments would be set as 10,1,0,0.

#### Note

The values can be expressed either as numbers (0-9) or as strings ("0"-"9") or as letters ("a/A", "b/B"), with the letters "a" and "b" representing alpha or beta releases. When deciding on the priority of a release, a number represents a more recent release than a letter; therefore, 8.3.alpha (defined as 8,3,"a",0) precedes the full 8.3 release (designated as 8,3,0,0).

# Example Design

An example structure of a user testbench, instantiating both the DSM and the user design under test is shown in the following diagram (see figure 34). This example shows the macros required for the responder NAPs, and the DCIs for two instances of the GDDR6 subsystem. For other forms of NAPs, or for other DCI types, such as DDR, consult the Bind Macros (page 64) and DSM Direct-Connect Interfaces (page 65) tables.



62297007-01.2022.10.08

Figure 34 • Example Simulation Structure

In the previous example, there are two NAPs, my\_nap1 and my\_nap2. In addition, there are two direct-connect interfaces, my\_dc0\_1 and my\_dc0\_2. In the top-level, testbench bindings are made between the NAPs in the design and the NAPs within the device using the ACX\_BIND\_NAP\_RESPONDER macro:

- This macro supports inserting the coordinates of the NAP within the 2D NoC in order that the simulation is aligned with physical placement of the NAP on silicon.
- The DCIs are ports on the user design. These ports are assigned to the appropriate signals within the device direct-connect SystemVerilog interface.

The Verilog code to instantiate the example, based on using the Speedster7t AC7t1500 FPGA, follows.

```
// -----
// Instantiate the DSM
// -----
```

61

```
UG072
```

```
// Connect the chip ready port
// Note : All DSM ports are defined, so can be directly connected if required
`ACX_DEVICE_NAME `ACX_DEVICE_NAME( .FCU_CONFIG_USER_MODE (chip_ready ) );
// Set the verbosity options on the messages
// Use the inbuilt set_verbosity() task.
initial begin
    `ACX_DEVICE_NAME.set_verbosity(2);
end
// -----
// Bind NAPs
// -----
// Bind my_nap1 to location 4,5
`ACX_BIND_NAP_AXI_RESPONDER(dut.my_nap1,4,5);
// Bind my_nap2 to location 2,2
`ACX_BIND_NAP_AXI_RESPONDER(dut.my_nap2,2,2);
// -----
// Connect to DC interfaces
// -----
// Create signals to attach to direct-connect interface
logic
                           my_dc0_1_clk;
logic
                           my_dc0_1_awvalid;
logic
                           my_dc0_1_awaddr;
                           my_dc0_1_awready;
logic
. . . . .
                           my_dc0_2_clk;
logic
logic
                           my_dc0_2_awvalid;
logic
                           my_dc0_2_awaddr;
logic
                           my_dc0_2_awready;
. . . . .
// Connect signals to gddr6_xx_dc0 interface within ac7t1500 device
// Inputs to device
assign `ACX_DEVICE_NAME.gddr6_xx_dc0.awvalid = my_dc0_1_awvalid;
assign `ACX_DEVICE_NAME.gddr6_xx_dc0.awaddr = my_dc0_1_awaddr;
. . . .
// Outputs from device
assign my_dc0_1_awready = `ACX_DEVICE_NAME.gddr6_xx_dc0.awready;
. . . .
// Connect signals to gddr6_xx_dc0 interface within ac7t1500 device
// Inputs to device
assign `ACX_DEVICE_NAME.gddr6_yy_dc0.awvalid = my_dc0_2_awvalid;
assign `ACX_DEVICE_NAME.gddr6_yy_dc0.awaddr = my_dc0_2_awaddr;
. . . .
// Outputs from device
assign my_dc0_2_awready = `ACX_DEVICE_NAME.gddr6_yy_dc0.awready;
. . . .
```

```
// -----
// Remember to connect the clock!
// ------
assign my_dc0_1_clk = `ACX_DEVICE_NAME.gddr6_xx_dc0.clk;
assign my_dc0_2_clk = `ACX_DEVICE_NAME.gddr6_yy_dc0.clk;
```

#### (i) Note

When using bind macros, the column and row coordinates of the target NAP can be specified. To ensure consistency between simulation and silicon, add matching placement constraints to the ACE placement .pdc file, for example:

#### In simulation

```
`ACX_BIND_NAP_AXI_RESPONDER(dut.my_nap1,4,5);
```

#### In place and route

set\_placement -fixed {i:my\_nap} {s:x\_core.NOC[4][5].logic.noc.nap\_s}

#### set\_verbosity() Task

Alongside specifying the required simulation package version and instantiating the device, the verbosity of the messages that are output from the device simulation model can be controlled. These levels are controlled by the set\_verbosity task. Refer to the previous code sample for an example showing how to call this function. The verbosity levels are defined in the following table.

#### Table 11 • Verbosity Levels

Verbosity Level	Description
0	Print no messages.
1	Print messages from initiator and responder interfaces only.
2	Print messages from level 1 and from each NoC data transfer.
3	Print messages from level 2, port bindings and NoC performance statistics.

## Chip Status Output

From initial simulation start, the device operates similarly to its silicon equivalent with an initialization period when the device is in reset. In hardware this occurs during configuration as the bitstream is loaded. After this initialization period, the device asserts the FCU\_CONFIG\_USER\_MODE signal to indicate that it has entered user mode, whereby the design starts to operate.

It is suggested that the top-level testbench monitor FCU\_CONFIG\_USER\_MODE and delay drive stimulus into the device until this signal is asserted (shown in the previous example by use of a testbench chip\_ready signal).

## **Bind Macros**

The following bind statements are available.

#### Table 12 • Bind Macros

Масто	Arguments <sup>(1)</sup>	Description
ACX_BIND_NAP_HORIZONTAL	user_nap_instance, noc_colunm,noc_row	To bind a horizontal streaming NAP, instance ACX_NAP_HORIZONTAL.
ACX_BIND_NAP_VERTICAL	user_nap_instance, noc_colunm,noc_row	To bind a vertical streaming NAP, instance ACX_NAP_VERTICAL.
ACX_BIND_NAP_AXI_INITIATOR <sup>(</sup> 2)	user_nap_instance, noc_colunm,noc_row	To bind an AXI initiator NAP, instance ACX_NAP_AXI_INITIATOR.
ACX_BIND_NAP_AXI_RESPONDER (2)	user_nap_instance, noc_colunm,noc_row	To bind an AXI responder NAP, instance ACX_NAP_AXI_RESPONDER.
ACX_BIND_NAP_ETHERNET	user_nap_instance, noc_colunm,noc_row	To bind an Ethernet NAP instance, ACX_NAP_ETHERNET.

#### **Table Notes**

- 1. user\_nap\_instance is relative to the testbench, not to the top of the simulation. Normally user\_nap\_instance would be of the form DUT.<hierarchical\_path\_to\_nap>.
- 2. For the Speedster7t AC7t800 FPGA, these macros are ACX\_BIND\_NAP\_AXI\_INITIATOR and ACX\_BIND\_NAP\_AXI\_RESPONDER.

# **Direct-Connect Interfaces**

Within the device, the non-NAP connections between the high-speed interface subsystems (such as GDDR, DDR, Ethernet and SerDes) and the fabric are known as direct-connect interfaces (DCIs). These are comprised of:

- · Additional data ports in the case of the memory interfaces (AXI)
- · Dedicated data interfaces for SerDes (direct mode)
- Status and control for Ethernet

For full details of each of the subsystem DCI ports, refer to the appropriate interface subsystem user guide.

Connecting from the user design to the DCI ports involves one of two methods:

· Connecting directly using the interfaces built into the DSM
### • Using an ACE-generated port binding file

#### (i) Note

The Speedster7t AC7t800 FPGA only incorporates DCIs for the SerDes direct mode. All other data flows between interface subsystems and the fabric are made using the NAP and 2D NoC.

### **Suggested Flows**

In general, the direct connection to the DSM ports is used at the commencement of a project, when an ACE project might not yet have been developed. The decision can be made later in the process to use the ACE bindings file. Both methods achieve the same objective —connecting the DUT I/O ports to the appropriate locations within the DSM.

- Direct connect method makes use of SystemVerilog interfaces. Therefore, it is possible to add additional features such as protocol checking and performance measurements into these interfaces.
- ACE port binding method assists with confirming consistency of the DUT ports as presented to ACE (from both the netlist and the ACE generated IP files). This flow can be used to help debug any port naming mismatches prior to committing to place and route.

The two methods are detailed as follows.

### **DSM DC Interfaces**

The DSM has a SystemVerilog interface for each DCI port. The available interfaces are listed in the following table.

Subsystem	Interface Name	Physical Location <sup>(1)</sup>	GDDR6 Channel	SystemVerilog Interface Type	Data Width	Address Width
GDDR6	gddr6_1_dc0	West 1	0	t_ACX_AXI4	512	33
GDDR6	gddr6_1_dc1	West 1	1	t_ACX_AXI4	512	33
GDDR6	gddr6_2_dc0	West 2	0	t_ACX_AXI4	512	33
GDDR6	gddr6_2_dc1	West 2	1	t_ACX_AXI4	512	33
GDDR6	gddr6_5_dc0	East 1	0	t_ACX_AXI4	512	33
GDDR6	gddr6_5_dc1	East 1	1	t_ACX_AXI4	512	33
GDDR6	gddr6_6_dc0	East 2	0	t_ACX_AXI4	512	33
GDDR6	gddr6_6_dc1	East 2	1	t_ACX_AXI4	512	33
DDR4	ddr4_dc0	South	_	t_ACX_AXI4	512	40
Ethernet	ethernet_0_dc	North West	_	t_ACX_ETHERNET_D CI	_	_

### Table 13 · DSM Direct-Connect Interfaces

Subsystem	Interface Name	Physical Location <sup>(1)</sup>	GDDR6 Channel	SystemVerilog Interface Type	Data Width	Address Width
Ethernet	ethernet_1_dc	North East	-	t_ACX_ETHERNET_D CI	-	-
Serdes	serdes_eth0_q0 _dc	North West	-	t_ACX_SERDES_DCI	128	-
Serdes	serdes_eth0_q1 _dc	North West	-	t_ACX_SERDES_DCI	128	-
Serdes	serdes_eth1_q0 _dc	North East <sup>(2)</sup>	_	t_ACX_SERDES_DCI	128	_
Serdes	serdes_eth1_q1 _dc	North East <sup>(2)</sup>	_	t_ACX_SERDES_DCI	128	-

#### Table Notes

1. Physical orientation west-to-east is with regards to viewing the die in the floorplan view within ACE. The die is actually rotated about its vertical axis when packaged. Therefore, an interface shown on the floorplan, and listed in this table, as being on the west is physically on the east side of the device when located on the PCB. The north-to-south orientation is not affected and matches with this table, the ACE view, and the device on board.

2. Present on the Speedster7t AC7t800 DSM.

### (i) Note

Not all interfaces are available in all devices. Please consult the appropriate device datasheet to understand which interfaces are present in the selected device.

### **Direct Connect to DSM Interfaces**

To connect to any of these interfaces, create a signal in the testbench, and connect it as a port on the DUT. Also, connect the signal to the DSM, using the DSM instance name, the interface name from the DSM Direct-Connect Interfaces (page 65) table, and the element name.

The following example shows how to connect the awready and awvalid signals for a GDDR AXI interface.

```
// Declare the signals in the testbench
// Note : In order to switch between port binding file and direct connect easily, the
signal
// names must match the DUT IO port names.
logic dut_awready;
logic dut_awready;
logic dut_awvalid;
// Connect to the DSM GDDR_1, DC port 0.
// awready is an output from the DSM, and an input to the DUT
assign dut_awready = `ACX_DEVICE_NAME.interfaces.gddr6_1_dc0.awready;
```

```
// awvalid is an input to the DSM, and an output from the DUT
assign `ACX_DEVICE_NAME.interfaces.gddr6_1_dc0.awready = dut_awvalid;
// Instantiate the DUT
my_design DUT (
.....
.dut_awready (dut_awready),
.dut_awvalid (dut_awvalid),
.....
);
```

## Port Binding File to DSM Interfaces

To use the port binding file, configure the following in the testbench:

- 1. Create an ACE project (a netlist is not required at this stage).
- 2. Configure all interface subsystem IP.
- Generate the subsystem IP files, including a file named <design\_name>\_user\_design\_port\_bindings.svh.
- 4. Declare the signals in the testbench. The signal names must be the same as the port names on the DUT since these are the names that the port binding file uses.
- 5. Include the port binding file in the testbench.
- 6. Instruct the DSM to set all its DC Interfaces to be in monitor mode only. The latter is important because without this, the DSM drives the ports from the fabric to the subsystems in addition to the DUT driving the same ports via the binding file. This situation can lead to unresolved signals and simulation failure. The DSM DC interfaces are set to monitor mode when the define ACX\_DSM\_INTERFACES\_TO\_MONITOR\_MODE is enabled.

#### (i) Notes

- In the Achronix reference design flow the generated subsystem IP files are saved to the /src/ ioring directory rather than the default /src/ace/ioring\_design directory.
- The define ACX\_DSM\_INTERFACES\_TO\_MONITOR\_MODE must be included in the simulation command line, so that it is present when the DSM is compiled. It cannot be included in the user testbench as this is compiled *after* the DSM.
- In the provided Achronix reference design flow, ACX\_DSM\_INTERFACES\_TO\_MONITOR\_MODE is defined in the /sim/<simulator>/system\_files\_bfm.f and /sim/<simulator>/ system\_files\_rtl.f files.

The following example shows how to connect all of the DUT ports using the port binding file.

### system\_files\_bfm.f

```
# ------
```

```
# Description : DSM full-chip BFM simulation filelist
```

```
£ _____
```

UG072

# Set whether the DSM DCI interfaces are set to monitor mode only +define+ACX\_DSM\_INTERFACES\_TO\_MONITOR\_MODE

### Testbench

```
// In the testbench
// Declare ALL the DUT signals
logic dut_awready, dut_awvalid ..... ;
// Include the port binding file
`include "../../src/ioring/my_design_user_design_port_bindings.svh"
// Instantiate the DUT
my_design DUT (
.....
.dut_awready (dut_awready),
.dut_awvalid (dut_awvalid),
......
);
```

### **Dual-Mode Connections to DSM Interfaces**

Because there is a define required for the port binding method, this define can be used within the testbench to toggle between the two connection methods. This capability allows support for both flows, and switching between them simply by enabling or disabling the define. An example of a testbench which supports both methods follows.

```
// Declare the signals in the testbench
// Note : In order to switch between port binding file and direct connect easily, the
signal
          names must match the DUT IO port names.
//
logic
        dut_awready;
logic
        dut_awvalid;
// The options below support connect to the DSM DC ports either by using the ACE
generated
// port binding file, or else using the DSM DC Interfaces.
`ifdef ACX_DSM_INTERFACES_TO_MONITOR_MODE
    `include "../../src/ioring/my_design_user_design_port_bindings.svh"
`else
    assign dut_awready = `ACX_DEVICE_NAME.interfaces.gddr6_1_dc0.awready;
    assign `ACX_DEVICE_NAME.interfaces.gddr6_1_dc0.awready = dut_awvalid;
`endif
// Instantiate the DUT
   my_design DUT (
        . . . . . .
```

```
.dut_awready (dut_awready),
.dut_awvalid (dut_awvalid),
.....);
```

# **Clock Frequencies**

In addition to binding to the interfaces, it is possible to control the frequencies of the clocks generated by these interfaces. For design integrity, the clock frequencies set within simulation should match the desired design operating frequencies. For design implementation, the frequencies are configured within the ACE I/O Designer. For simulation, the set\_clock\_period function is provided.

The following example shows setting the GDDR6 east 1 controller to an operating frequency of 1 GHz (suitable for 16 Gbps operation). Because the DC interface operates at half the controller frequency, it is configured for 500 MHz.

Using this method, first ensure that the simulation operates at the correct frequencies. Second, ensure that each subsystem is able to operate at a different frequency, if required.

```
// Set default GDDR6 clock frequency to 1000 ps = 1GHz
localparam GDDR6_CONTROLLER_CLOCK_PERIOD = 1000;
// Configure the NoC interface of GDDR6 E1 to 1GHz
`ACX_DEVICE_NAME.clocks.set_clock_period("gddr6_5_noc0_clk",
GDDR6_CONTROLLER_CLOCK_PERIOD);
// Configure the DC interface of GDDR6 E1 to 500MHz, (double the period of the NoC
interface)
`ACX_DEVICE_NAME.clocks.set_clock_period("gddr6_5_dc0_clk",
GDDR6_CONTROLLER_CLOCK_PERIOD*2);
```

### (i) Note

The set\_clock\_period function is within the DSM. This model has a default timescale value of 1ps. Therefore, the specified clock period is applied in picoseconds, irrespective of the timescale value of the calling module.

The following clock frequency interfaces are available.

### Table 14 · Clock Frequency Interfaces

Subsystem	Interface Name	Physical Location <sup>(1)</sup>	GDDR6 Channel
GDDR6	gddr6_0_noc0_clk <sup>(3)</sup>	West 0 NoC	0
	gddr6_0_noc1_clk <sup>(3)</sup>	West 0 NoC	1
	gddr6_1_noc0_clk <sup>(3)</sup>	West 1 NoC	0

Subsystem	Interface Name	Physical Location <sup>(1)</sup>	GDDR6 Channel
	gddr6_1_noc1_clk <sup>(3)</sup>	West 1 NoC	1
	gddr6_2_noc0_clk <sup>(3)</sup>	West 2 NoC	0
	gddr6_2_noc1_clk <sup>(3)</sup>	West 2 NoC	1
	gddr6_3_noc0_clk	West 3 NoC	0
	gddr6_3_noc1_clk	West 3 NoC	1
	gddr6_4_noc0_clk	East 0 NoC	0
	gddr6_4_noc1_clk	East 0 NoC	1
	gddr6_5_noc0_clk	East 1 NoC	0
	gddr6_5_noc1_clk	East 1 NoC	1
	gddr6_6_noc0_clk	East 2 NoC	0
	gddr6_6_noc1_clk	East 2 NoC	1
	gddr6_7_noc0_clk	East 3 NoC	0
	gddr6_7_noc1_clk	East 3 NoC	1
	gddr6_1_dc0_clk	West 1 DCI	0
	gddr6_1_dc1_clk	West 1 DCI	1
	gddr6_2_dc0_clk	West 2 DCI	0
	gddr6_2_dc1_clk	West 2 DCI	1
	gddr6_5_dc0_clk	East 1 DCI	0
	gddr6_5_dc1_clk	East 1 DCI	1
	gddr6_6_dc0_clk	East 2 DCI	0
	gddr6_6_dc1_clk	East 2 DCI	1
	ddr4_noc0_clk	South NoC	-
עעא4	ddr4_dci0_clk	South DCI	_
DDR5	ddr5_noc0_clk <sup>(4)</sup>	South NoC	_
PCIa	pciex16_clk <sup>(3)</sup>	Gen5 PCle ×16	_
PCIe	pciex16_dc_clk	Gen5 PCIe ×16 DCI	_

Subsystem	Interface Name	Physical Location <sup>(1)</sup>	GDDR6 Channel
	pciex8_clk	Gen5 PCIe ×8	_
	ethernet_ref_clk <sup>(3)</sup>	Ethernet reference clock <sup>(2)</sup>	_
Ethernet	ethernet_ff0_clk <sup>(3)</sup>	Ethernet FIFO 0 clock <sup>(2)</sup>	_
	ethernet_ff1_clk <sup>(3)</sup>	Ethernet FIFO 1 clock <sup>(2)</sup>	_
Configuration	cfg_clk	System wide configuration clock	-

#### **Table Notes**

- 1. Physical orientation west-to-east is with regards to viewing the die in floorplan view within ACE. The die is actually rotated about its vertical axis when packaged. Therefore, an interface shown on the floorplan, and listed in this table, as being on the west is physically on the east side of the device when located on the PCB. The north-to-south orientation is not affected and matches with this table, the ACE view, and the device on board.
- 2. The Ethernet clocks are common to both Ethernet subsystems. In simulation they must be set to operate from the same clock frequencies.
- 3. Present in the AC7t800 DSM.
- 4. Only present in the Speedster7t AC7t800 DSM.

## Configuration

A number of the interface subsystems require configuration at power-up. In the physical device, this configuration would be performed by the bitstream pre-programming the relevant configuration registers. Within the simulation environment, there are tasks that can read configuration files and apply those files to the relevant interface subsystem. An example of applying a configuration is shown in the following code snippet.

```
// ------
// Configuration
// ------
// Call function within device to configure the registers
// By using fork-join, the two configurations will be run in parallel, configuring both
// Ethernet blocks. This saves overall simulation time.
// Both blocks are configured the same, hence the use the same file
initial
begin
    fork
        `ACX_DEVICE_NAME.fcu.configure( "ethernet_cfg.txt", "ethernet0" );
        `ACX_DEVICE_NAME.fcu.configure( "ethernet_cfg.txt", "ethernet1" );
        join
end
```

### **Startup Sequence**

While the task fcu.configure() is processing the configuration (including waiting for any polling to return a valid value), the **Chip Status Output** (page 63) is not asserted. This behavior mirrors that where the device only enters user mode when configuration is completed.

The simulation testbench can issue configuration processes as shown in the previous code snippet, and when the Chip Status Output is asserted, the testbench knows the device is correctly configured. The testbench can then proceed to apply the necessary tests.

## fcu.configure() Task

```
The task fcu.configure has the following arguments:
```

```
fcu.configure ( <configuration filename>, <interface subsystem name> );
```

The following interface subsystem names are supported:

### Table 15 · Configuration Subsystem Names

Subsystem <sup>(4)</sup>	Interface Subsystem Name <sup>(1)</sup>	Physical Location <sup>(3)</sup>
	gddr6_0	West 0
	gddr6_1	West 1
	gddr6_2	West 2
CDDPG	gddr6_3	West 3
GDAG	gddr6_4	East 0
	gddr6_5	East 1
	gddr6_6	East 2
	gddr6_7	East 3
DDR4	ddr4	South
DDR5	ddr5	South
Ethornat	ethernet0	North
Ethemet	ethernet1	North
GPIO North	gpio_n	North
GPIO South	gpio_s	South
PCIe ×8	pcie_0	North

Subsystem <sup>(4)</sup>	Interface Subsystem Name <sup>(1)</sup>	Physical Location <sup>(3)</sup>
PCle ×16	pcie_1	North
All subsystems	full <sup>(2)</sup>	-

#### **Table Notes**

- 1. The interface subsystem name is case insensitive.
- 2. When using the full subsystem name, the full 42-bit address is required in the configuration file. When selecting an individual subsystem, only the 28-bit address is required. Refer to Configuration File Format (page 73) for details.
- 3. Physical orientation west-to-east is with regards to viewing the die in floorplan view within ACE. The die is actually rotated about its vertical axis when packaged. Therefore, an interface shown on the floorplan, and listed in this table, as being on the west is physically on the east side of the device when located on the PCB. The north-to-south orientation is not affected.
- 4. Not all subsystems are available in all devices. Please refer to your specific device datasheet for details of available subsystems.

## **Configuration File Format**

The configuration file has the following format:

```
# ------
# Configuration file
# Supports both # and // comments
 _____
# A comment line
// Another comment line
# Format is <cmd> <addr> <data>
# Commands are
"w" - write
"r" - read
"v" - read and verify
"d" - Wait for the number of cycles in the data field.
      The address field is unused
# Address is either 28-bit, (7 hex characters), or 42-bit, (11 hex characters).
# 28-bits supports the configuration memory space of an single interface subsystem
# 42-bits supports the full configuration memory space
# Data is 32-bit, (8 hex characters).
# For reads, put 0x0 for the data
# For verify put the expected data value
```

```
# Examples
# Writes
w 00005c0 76543210
w 0000014 00004064
# Reads
r 00005c0 000000000
r 0000014 00000000
# Verify
v 00005c0 76543210
v 0000014 00004064
# Wait for 50 cycles
d 0000000 0000032
```

## Address Width

The address width varies according to the requirements of the file:

- When addressing an individual subsystem, only the lower 28 bits of the address field are used. The higher 14 bits are derived from the subsystem name.
- When addressing the full configuration memory space (interface subsystem name is set to full), 42 bits of the address space are required. In this mode, the FCU confirms that bits [41:34] of the address field are set to 8 ' h20, which aligns with the 2D NoC global memory map plus control and status register (CSR) memory area. In this mode, the one configuration file can address multiple interface subsystems. See the *Speedster7t* Network on Chip User Guide (UG089)<sup>4</sup> for more details.

## **Parallel Configuration**

The fcu.configure() task is defined as a SystemVerilog automatic task allowing it to be re-entrant and run in parallel. Therefore, it is possible to program multiple interface subsystems in parallel using a fork – join construct. Refer to the reference design testbench for examples of this parallel programming.

# SystemVerilog Interfaces

The following SystemVerilog interfaces are defined, and are used for DCI assignments.

### Note

The following interface is only available in the simulation environment. For code that must be synthesized, define custom SystemVerilog interfaces, or use one of the interfaces predefined within the reference designs.

<sup>4</sup> https://www.achronix.com/documentation/speedster7t-2d-network-chip-user-guide-ug089

```
interface t_ACX_AXI4
    #(DATA_WIDTH = 0,
      ADDR_WIDTH = 0,
      LEN_WIDTH = 0;
   logic
                                aclk;
                                           // Clock reference
   logic
                                awvalid;
                                           // AXI Interface
   logic
                                awready;
   logic [ADDR_WIDTH -1:0]
                                awaddr;
   logic [LEN_WIDTH -1:0]
                                awlen;
   logic [8 -1:0]
                                awid;
   logic [4 -1:0]
                                awqos;
   logic [2 -1:0]
                                awburst;
   logic
                                awlock;
   logic [3 -1:0]
                                awsize;
   logic [3 -1:0]
                                awregion;
   logic [3:0]
                                awcache;
   logic [2:0]
                                awprot;
   logic
                                wvalid;
   logic
                                wready;
   logic [DATA_WIDTH -1:0]
                                wdata;
   logic [(DATA_WIDTH/8) -1:0] wstrb;
   logic
                                wlast;
   logic
                                arready;
   logic [DATA_WIDTH -1:0]
                                rdata;
   logic
                                rlast;
   logic [2 -1:0]
                                rresp;
   logic
                                rvalid;
   logic [8 -1:0]
                                rid;
   logic [ADDR_WIDTH -1:0]
                                araddr;
   logic [LEN_WIDTH -1:0]
                                arlen;
   logic [8 -1:0]
                                arid;
   logic [4 -1:0]
                                arqos;
   logic [2 -1:0]
                                arburst;
   logic
                                arlock;
   logic [3 -1:0]
                                arsize;
   logic
                                arvalid;
   logic [3 -1:0]
                                arregion;
   logic [3:0]
                                arcache;
   logic [2:0]
                                arprot;
   logic
                                aresetn;
   logic
                                rready;
   logic
                                bvalid;
   logic
                                bready;
   logic [2 -1:0]
                                bresp;
   logic [8 -1:0]
                                bid;
   modport initiator (input awready, bresp, bvalid, bid, wready, arready, rdata, rlast,
```

1.7

```
_____
```

UG072

```
output awaddr, awlen, awid, awqos, awburst, awlock, awsize,
awvalid, awregion,
                             bready, wdata, wlast, rready, wstrb, wvalid,
                             araddr, arlen, arid, argos, arburst, arlock, arsize,
arvalid, arregion);
  modport responder (output awready, bresp, bvalid, bid, wready, arready, rdata, rlast,
rresp, rvalid, rid,
                      input awaddr, awlen, awid, awqos, awburst, awlock, awsize,
awvalid, awregion,
                             bready, wdata, wlast, rready, wstrb, wvalid,
                             araddr, arlen, arid, arqos, arburst, arlock, arsize,
arvalid, arregion);
  modport monitor (input
                             awready, bresp, bvalid, bid, wready, arready, rdata, rlast,
rresp, rvalid, rid,
                             awaddr, awlen, awid, awgos, awburst, awlock, awsize,
awvalid, awregion,
                    awprot, awcache,
                             bready, rready, wstrb, wvalid, wdata, wlast,
                             araddr, arlen, arid, arqos, arburst, arlock, arsize,
arvalid, arregion, arprot, arcache);
endinterface : t_ACX_AXI4
```

# **Environment Variables**

The locations of both ACE and the simulation package are controlled by two environment variables. For all reference designs, these two variables must be set before simulating.

# ACE\_INSTALL\_DIR

The environment variable ACE\_INSTALL\_DIR must be set to the directory location of the ace, or ace.exe executable. This variable is used by both simulation and synthesis to locate the correct device library files.

# ACX\_DEVICE\_INSTALL\_DIR

The optional environment variable ACX\_DEVICE\_INSTALL\_DIR is used to select the DSM files. It should be set to the path, including the base directory, of the device files within the DSM package.

When installed in ACE integration mode, the following setting should be used (with the Speedster7t AC7t1500 FPGA as an example):

```
ACX_DEVICE_INSTALL_DIR = $ACE_INSTALL_DIR/system/data/AC7t1500
```

When installed as standalone, the following setting should be used, (with the Speedster7t AC7t1500 FPGA as an example):

ACX\_DEVICE\_INSTALL\_DIR = <location of standalone package>/system/data/AC7t1500

### (i) Note

For simulation, it is only necessary to set the ACX\_DEVICE\_INSTALL\_DIR variable if the DSM is not installed in ACE integration mode. In all the supplied designs, the simulation makefiles define ACX\_DEVICE\_INSTALL\_DIR as shown for ACE integration mode. This definition takes precedence over any local environment variable. If using a supplied simulation makefile, override the definition of ACX\_DEVICE\_INSTALL\_DIR in the make flow invocation as follows (with the Speedster7t AC7t1500 FPGA as an example):

> make ACX\_DEVICE\_INSTALL\_DIR=<location of standalone package>/system/data/ AC7t1500

# Chapter 5 : Simulation User Guide Revision History

Version	Date	Description
1.0	28 Aug 2016	• Initial release.
1.1	31 Oct 2016	• Updated document template to reflect confidentiality.
1.2	13 Nov 2016	• Renamed and re-formatted the document to make it technology agnostic.
1.3	27 Apr 2018	<ul> <li>Added command option for configuration memory readback during WGL simulation for VCS and IES simulators.</li> </ul>
1.4	28 Jun 2019	<ul> <li>Updated for Speedster7t devices.</li> <li>Made the example design device/technology agnostic.</li> </ul>
1.5	24 Mar 2020	Added the I/O ring simulation package details.
1.6	25 Jun 2024	<ul> <li>Added new section Simulation from within ACE (page 4)</li> <li>Changed simmodels file from technology to device specific</li> <li>Changed I/O ring simulation package naming to DSM</li> <li>Corrected all ACE paths to be ACE_INSTALL_DIR</li> </ul>
1.7	20 Aug 2024	<ul> <li>Migrated Incisive simulator to Xcelium</li> <li>Added Xcelium support for integrated ACE flow step</li> </ul>