# Getting Started User Guide (UG105)

**All Achronix Devices** 



# Copyrights, Trademarks and Disclaimers

Copyright © 2022 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedster and VectorPath are registered trademarks, and Speedcore and Speedchip are trademarks of Achronix Semiconductor Corporation. All other trademarks are the property of their prospective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at http://www.achronix.com/legal.

#### **Achronix Semiconductor Corporation**

2903 Bunker Hill Lane Santa Clara, CA 95054 USA

Website: www.achronix.com E-mail : info@achronix.com

# **Table of Contents**

Chapter - 1: Overview
Chapter - 2: Achronix Tool Flow
Tool Flow
IP Flow
Chapter - 3: Launching Synplify Pro
GUI Mode
Batch Mode
Chapter - 4: ACE Execution Modes1
GUI Mode
Command-line Mode
Batch Mode
Chapter - 5: The Quickstart Design 13
Introduction
The Quickstart Design    13      Synthesizing with Synplify Pro    13
Running Place-and-Route in ACE
Chapter - 6: FAQs
Why is my device not listed in Synplify Pro or ACE?    22
Which simulators are supported?    22
l am in a perspective, but I would like to add a window from a different perspective. How do I do this?
l loaded an ACE project, but the information on its implementation is missing. How do I get that information?
How can I drive or observe signals when my device is running?
l am stuck and my question is not shown here. Who can I contact for help?
Revision History

## Chapter - 1: Overview

This guide serves as a concise introduction to the Achronix tool flow. After an overview of the tool and IP flow, the Quickstart design included with all ACE installations is used to illustrate the tool flow.

The Achronix design flow uses two software tools:

- Synplify Pro used for design synthesis
- ACE used for place-and-route of the design elements and for bitstream generation

Synplify Pro operates in GUI and batch modes and ACE operates in GUI, command-line, and batch modes.

#### Note

This user guide assumes that Synplify Pro and ACE are already installed. For help installing the tools or if issues are being encountered, such as problems with launching the tools or the desired device is missing, see the ACE Installation and Licensing Guide (UG002).

The following documents provide additional information on topics covered in this guide:

- Synthesis User Guide (UG018)
- ACE User Guide (UG070)

The following document provides useful information on topics not covered in this guide:

• Simulation User Guide (UG072)

## Chapter - 2: Achronix Tool Flow

## **Tool Flow**

The Achronix design flow uses two tools:

- Synplify Pro used for design synthesis
- ACE used for place-and-route of design elements and for bitstream generation

The primary output of Synplify Pro is the design netlist which is imported into ACE for place-and-route. ACE also performs IP configuration, floorplanning, timing analysis, and more.



70541507-01.2022.19.01

Figure 1: Achronix Design Flow

## **IP** Flow

Achronix offers two types of IP:

- Core IP traditionally thought of as "soft IP". In Achronix terminology, "core" is short for "fabric core" and
  is synonymous with what is traditionally thought of as "configurable fabric". It follows that these are IP
  cores located in the fabric of the device.
- IORing subsystems traditionally thought of as "hard IP". These interface subsystems surround the core and include GPIO, PLLs, memory interfaces, and more. Hence the term, "IORing".

The natural question is, "How does IP fit into the tool flow?" The answer depends on which type of IP is being used, though both processes begin in ACE. If using Core IP, the synthesis run must include the output products of the IP generation. Namely, the Core IP HDL and constraints (if any are generated). IORing subsystems do not need to be synthesized in Synplify Pro because ACE contains the boundary timing information between the IORing and Core. However, constraints from IORing subsystems are often useful in synthesis as they define things that would otherwise be needed (e.g., clocks are defined as part of the PLL configuration process).

See the image below for IORing subsystem and Core IP flows:



Figure 2: IP Flow

# Chapter - 3: Launching Synplify Pro

Synplify Pro can be run in either the GUI or batch mode. Refer to the *ACE Installation and Licensing Guide* (UG002) for details on installing Synplify Pro and *Synthesis User Guide* (UG018) for more details on synthesis.

#### Note

It is the several options available when launching Synplify Pro, use the -h argument with the synplify\_pro command.

### **GUI Mode**

If a Synplify Pro shortcut or alias was not created, see the following table for the path to the program file.

#### Table 1: Synplify Pro File Paths

Executable File Typical Windows Path		Typical Linux Path
synplify_pro	C:\Synopsys\ <version>\bin</version>	<install_path>/fpga/<version>/bin</version></install_path>

When executed, the following window is displayed:

Synplify Pro (R) R-2021.03X - [ <no loaded="" projects="">]</no>					-		$\times$		
🤔 🛅 File Edit View Projec	] 🗐 File Edit View Project Run Analysis HDL-Analyst Options Window Web Help							_#×	
🚯 🔮 🔲 🙋 🗑 🔦	D D Q Q A B 0 0 D E 2 V 😡 🕫 🗄	()+D							
⊘Run	Synplify Pro®								
Dpen Project	Project Files	Project Status	Impleme	entation Direct	tory Process	View			
Close Project		$\Theta$			Project S	Settings			
Add File		Project Name			Implementatio	on Name			
Change File		$\Theta$			Run S	tatus			
Add Implementation		Job Name	Status	1	🕒 CPU Time	Real Time	Memory	Date/Tim	е
BR Add P&R Implementation									
View Log									
Frequency (MHz):									
Auto Const.									
So projects									
		nformation tetratetetetetetetetetetetetetetetetetet							see BX
License checkout: symplifyp	pro_achronix								
Licensed Vendor: achronix	III IIII IIII								
S TCL Sprint Massages									
Nessages									

Figure 3: Synplify Pro Opening Display

## Batch Mode

To run Synplify Pro in batch mode, use the *-batch* argument with the *synplify\_pro* command. Reference designs support batch mode and have specific scripts for batch runs.

#### Note

A floating license is required in order to use batch mode with Synplify Pro.

# Chapter - 4: ACE Execution Modes

ACE can be run with full functionality in three different modes:

- 1. GUI Mode
- 2. Command-line Mode
- 3. Batch Mode

For details beyond that covered in this guide, refer to the ACE User Guide (UG070).

## GUI Mode

If an ACE shortcut or alias doesn't exist, see the following table for the path to the executable program file.

#### Table 2: ACE Program File Path

Executable File	Typical Windows Path	Typical Linux Path
ace	C:\Program Files\Achronix CAD Environment\Achronix	<install_path>/Achronix-linux</install_path>

To run in GUI mode, invoke the ace executable either with no options or with the -gui option. GUI mode launches the interactive window from which all commands are issued.



## Command-line Mode

To run in command-line mode, invoke the ace executable with the -b option from a console. Command-line mode takes control of the console and allows interactive entry of Tcl commands at the command prompt.

#### Starting ACE in Command-line Mode

```
% ./ace -b
-- ACE -- Achronix CAD Environment -- Version 5.4 -- Build 84486- -- Date 2015-02-11 19:58
-- (c) Copyright 2006-2015 Achronix Semiconductor Corp. All rights reserved.
-- all messages logged in file /home/username/.achronix/ace_2015_02_13_11_00_11.log, created at 11
:00:11 on 02/13/2015
INFO: License ace-v1.0 on server acxlicense (9 of 10 licenses available). Running on docs.
achronix.local (x86_64).
ACE>
```

## Batch Mode

To run in batch mode, invoke the ace executable with the -b option and the -script\_file option. Reference designs support batch mode and have scripts to refer to as examples.

Starting ACE in Batch Mode
% ./ace -b -script\_file <path\_to\_script\_file>.tcl

## Chapter - 5: The Quickstart Design

## Introduction

The simple Quickstart design features a 2-bit binary up-counting LED display to indicate that the board and FPGA are operating properly upon powerup. The Quickstart design RTL along with the device-specific netlists and constraints are available under the <a href="https://www.community.com">Ackington Community.com</a> and constraints are available under the <a href="https://www.community.com">Ackington Community.com</a> and constraints are available under the <a href="https://www.community.com">Ackington Community.com</a> and constraints are available under the <a href="https://www.community.com">Ackington Community.com</a> and constraints are available under the <a href="https://www.community.com">Ackington Community.com</a> and constraints are available under the <a href="https://www.community.com">Ackington Community.com</a> and constraints are available under the <a href="https://www.community.com">Ackington Community.com</a> and constraints are available under the <a href="https://www.community.com">Ackington Community.com</a> and constraints are available under the <a href="https://www.community.com">Ackington Community.com</a> and constraints are available under the <a href="https://www.community.com">https://www.community.com</a> and constraints are available under the <a href="https://www.community.com">https://www.community.com</a> and constraints are available under the <a href="https://www.community.com">https://www.community.com</a> and constraints are available under the <a href="https://www.com">https://www.community.com</a> are available under the <a href="https://www.com">https://www.com</a> are available under the <a href="https://www.com">https://www.com</a> are available under the <a href="https://www.com"/>www.com</a> are available under the <

The *Introduction to Achronix FPGA Design Tool Flow* video parallels this tutorial and offers a helpful addition to the learning process.

While this tutorial is intended to help gain familiarity with the tool flow, some details are omitted to keep it concise. Relevant user guides that provide additional details on the tools can be found at the end of each section.

#### Note

Screenshots in this tutorial use the AC7t1500ES0 part with the F53A0 package and C2 speed grade. However, Quickstart design source files for all devices are included in ACE installations.

## The Quickstart Design

### Synthesizing with Synplify Pro

The Synplify Pro portion of this tutorial is summarized as follows:



Figure 4: Overview of Synplify Pro Steps

Follow these steps to synthesize the Quickstart design with Synplify Pro:

- Launch Synplify Pro and create a new project (select File → New Project from the menu). For details on launching Synplify Pro, see Launching Synplify Pro (see page 9).
- 2. Add the source files (click Add File... at the left-side of the Synplify Pro window). If already familiar with Synplify Pro, the quickstart.vma file contains the pre-generated design netlist. In this case, skip to Running Place-and-Route in ACE (see page 18). Table 3: Synplify Project Files

Files	Typical Windows Path	Typical Linux Path	Purpose
<device_name>_ synplify.sv</device_name>	C:\Program Files\Achronix CAD Environment\Achronix\ libraries\device_models	<install_path>/Achronix- linux/libraries/ device_models</install_path>	Makes Synplify Pro aware of the device information necessary to perform synthesis. This is NOT design-specific and is required for all designs.
<pre>quickstart_<device_ name="">.v and counter.v<sup>(1)(2)</sup></device_></pre>	C:\Program Files\Achronix CAD Environment\Achronix\ examples\quickstart\rtl	<install_path>/Achronix- linux/libraries/examples/ quickstart/rtl</install_path>	Design RTL files.
quickstart_ <device_ name&gt;_ioring.sdc<sup>(3)</sup></device_ 	C:\Program Files\Achronix CAD Environment\Achronix\ examples\quickstart\ <device_name></device_name>	<pre><install_path>/Achronix- linux/libraries/examples/ quickstart/<device_name></device_name></install_path></pre>	The .sdc file type stands for Synopsys Design Constraints. Typical usage is to constrain timing, power, and area. In this case, a clock is defined. If the file isn't shown, select <b>Files of type</b> in the window and add files using <b>All Files</b> (*.*).

#### Table Notes

- 1. If using a Speedcore device, the file is named  ${\tt quickstart.v}$  instead.
- 2. If using the AC7t1550, also add quickstart\_AC7t1550\_top.v.
- 3. If using a Speedcore device, the file is named  ${\tt quickstart.sdc}$  instead.

#### 👩 Tip

Files with "ioring" in their name are generated as part of the IORing flow. In this tutorial, these files have already been generated in order to expedite the introduction to the tools.

#### Note

Synplify Pro compiles files from the top down. In practice, this means the design hierarchy should be inverted: the lowest level files should be at the top (this is usually the device model file, <device\_name>\_synplify.sv) and files are hierarchically organized *downward* towards their top-level file at the bottom. See the screenshot below for an example using this design.

Synplify Pro (R) R-202	21.03X - [C:/Synopsys/fpga_R-2021.03X/bin/quickstart.prj * <out date="" of="">]</out>						
🤔 🛅 File Edit View Projec	t Run Analysis HDL-Analyst Options Window Web Help						
🚯 🔮 🗐 🙆 👹 🔦	) 10 aq aq 🗛 🗑 😪 🕞 🖩 🐮 🚺 😊 🚥 🗐 🎞 🚥						
◎Run	Synplify Pro® Ready						
Dpen Project	Project Files Design Hierarchy	Project Status	Implementation Directory	Process Vie	w		
Close Project	quickstart : rev_1 - Achronix Speedster7t : AC7t1500ES0 : F53A0 : C1						
Add File	e [] [quickstart] - C:\Synopsys\lfpga_R-2021.03X\bin\quickstart.pr]	Project Name			Т	In	mpler
Change me	AC7t1500ES0_synplify.sv (work) <sysv></sysv>					_	_
Add Implementation	- 1 counter.v (work)	Θ				•	
Market Ma	Elogic Constraints (SDC)	Job Name	Status	<u>n</u>		9	CPU
R Add P&R Implementation	☐ ☐ quickstart_AC7t1500ES0_ioring.sdc ☐ ☐ ☐ rev 1	Premap	out-of-date		+	+	-
View Log		Map & Optimize	out-of-date		$\neg$		
Frequency (MHz):							-
200 Auto Const.							
Automatic Compile Point							
Continue on Error							
FSM Compiler							
Resource Sharing							
Retiming 🗸							
Automatic Compile Point							

Figure 5: Source Files Added to Synplify Pro Project

- 3. Select the device and set other house-keeping items (click Implementation Options... at the left-side of the Synplify Pro window):
  - Device Tab select the Technology, Part, Package, and Speed parameters that match the desired device.

Synplify Pro (R) R-202	21.03X - [C:/Synopsys/fpga_R-2021.03X/bi	n/quickstart.prj * <out date="" of="">]</out>			
🕑 🗐 File Edit View Projec	t Run Analysis HDL-Analyst Options Window Web	Help			
🖉 🔮 🔲 💋 👹 🍕	0 10 49 44 9 38 9 18 18 14 1	) KOS 🕘 🎞 🖂			
◎Run	Synplify Pro® Ready				
Doen Project	Project Files Design Hierarchy		Project Status Implementati	on Directory Process Vie	w
Close Project	quickstart : rev_1 - Achronix Speedster7t : A	C7t1500ES0 : F53A0 : C1			Project
Add File	🗄 🎒 [quickstart] - C:\Synopsys\/pga_R-2021.03X\bin\quid	okstart.prj	Project Name		Implementation No.
Change File	Verilog     Varilog     V	Buice Otions - quickst	ant : rev_1		Implementations:
Implementation Options	quickstart_AC7t1500ES0_ioring.sdc	Device Options Constraints implem	entation Results   mining Report	vening GCC 4	rev_1
Adu r arc ingromoniauon	-@ rev_1	Technology: Part:	Package: S	speed:	
Q View Log		Actronix Speedster/t	+ F53AU	•	
Frequency (MHz):		Device Mapping Options			
Auto Const.		Option		Value	
Automatic Compile Point		Fanout Guide		10000	
Continue on Error		Disable I/O Insertion		•	
FSM Compiler		Update Compile Point Timing Data			
Pipelining V		Automatic Read/Write Check Insertion for RAM			
Retiming 🗸		Retime Registers Forward			
Automatic Compile Point		Annotated Properties for Analyst		◀	
		mem_init_file		0	
		Resolve Mixed Drivers			
		Click on an option for description			
			ОК Саг	ncel Help	
guickstart.prj * <out date="" of=""></out>					

Figure 6: Device Tab of Implementation Options Window

 Implementation Results Tab – select where synthesis products are output via the Results Directory value. Observe that if the Implementation Name value is changed, the final part of the Results Directory path changes too. This can be a convenient way of creating multiple synthesis runs in the same parent directory, simply by changing the Implementation Name value each time.

🗲 Synplify Pro (R) R-20	21.03X - [C:/Synopsys/fpga_R-2021.03X/b	in/quickstart.prj * <out date="" of="">]</out>		
🤔 🗐 File Edit View Proje	ct Run Analysis HDL-Analyst Options Window Web	Help		
🕒 🔮 🔲 🙋 😸 🥩	) 10 m m m 🖀 🕀 🕀 🖙 📰 🐮 🚺 🤅	👏 ඟ 😥 🎞 🕫		
<b>◎</b> Run	Synplify Pro® Ready			
Dpen Project	Project Files Design Hierarchy		Project Status Implementation Directory Process Vie	ew
Close Project	quickstart : rev_1 - Achronix Speedster7t : A	C7t1500ES0 : F53A0 : C1	A	Project
Add File	e 🗐 [quickstart] - C:\Synopsys\fpga_R-2021.03X\bin\qu	ickstart.prj	Project Name	Implementation Na
Change File	Venog     AC711500ES0_synplify.sv (work) <sysv>     Guickstart_AC711500ES0.v (work)     Loric coercitation (SPC)</sysv>	Burley Contract Contractor	tart : rev_1	Implementations:
Hopkenetation Options     Add P&R Implementation     View Log     View Log     View Log     Complex View Log     View Lo	<pre>Pugic Constraints (SDC) Contraction (SDC) Prov_1 Prov_1 Prov_1</pre>	Device Options Constraints Implem Implementation Name: rev_1 Results Directory: C:Synopsys/bga_R-2021.03Xbin/rev_1 Result Base Name: quickstart_results	entation Results Timing Report Verilog GCC (*) Browse Result Format  vm  v]	rev 1
	0	Optional Output File Options           Image: Write Mapped Verliog Netlist           Image: Write Mapped VHDL Netlist           Image: Write Vendor Constraint File	OK Cancel Help	Synopsys*

Figure 7: Implementation Options Window Results Tab

- Verilog Tab set the Top Level Module to the name of the top-level module (the file type is not necessary, just the name).
  - Set Include Path Order: to the libraries directory in your ACE installation path. Typically this is at C:\Program Files\Achronix CAD Environment\Achronix\libraries\ for Windows and <install\_path>/Achronix-linux/libraries/ for Linux. This enables Synplify Pro to use the Achronix libraries.
  - The **Compiler Directives** option is not used for the Quickstart design. In future designs, add desired compiler directives here.

🤔 🗐 File Edit View Proje	ject Run Analysis HDL-Analyst Options Window Web Help	
🐉 🔮 🔲 💋 😸 🎒 🤜	朱 ① 助 44 (44 (44 (44 (44 (44 (44 (44 (44 (4	
<sup>⊚</sup> Run	Synplify Pro® Ready	
Copen Project	Project Files Design Hierarchy Project Status Implementation Directory Pr	ocess View
Close Project	quickstart : rev_1 - Achronix Speedster7t : AC7t1500ES0 : F53A0 : C1	Proje
Add File	A Digital Carlos Control Contr	Implementation
Change File	Counterv (work)	×
Implementation Options	⊕      ⊕      Colic Constraints (SDC)     Device Options Constraints Implementation Results Timing Report Verilog GCC	Implementations:
Add PAR Implementation       Add PAR Implementation       View Log       Frequency (MHz):       200     Auto Const       Automatic Compile Point       Continue on Error       FBM Compiler       Y       Resource Sharing       Y       Peelining       Y       Automatic Compile Point	Image: Complete Directives and Parameters         Image: Complete Directives and Paramete	rev_1
	Library Directories or Files:	sedi> sip

#### Figure 8: Implementation Options Window Verilog Tab

The following tabs aren't used in this tutorial but might be useful in future designs:

- Options Tab contains options like pipelining, retiming, and continuing through synthesis errors.
- **Constraints** Tab offers an alternative to adding constraints instead of adding them through the **Add File...** button.
- Timing Report Tab specify the number of reported critical paths and start/end paths. Does not
  set a limit on the number of critical paths or start/end paths considered by the tool, only the ones
  reported.
- GCC Tab specifies how gated and generated clocks are handled.
- Place and Route Tab not used in the Achronix tool flow because place-and-route is performed in ACE.
- 4. Synthesize the design (click the big **Run** button on the top-left of the window).

When synthesis finishes, a synthesized netlist (denoted by the .vma or .vm file-type) is generated in the **Results Directory** set earlier. Any errors, warnings, and informational messages can be found in the **Project Status** window. If desired, the project can be saved by selecting **File**  $\rightarrow$  **Save As...** from the menu. See *Synthesis User Guide* (UG018) for more information on Synplify Pro and synthesis.

## Running Place-and-Route in ACE

The ACE portion of this tutorial is summarized as follows:

$(1) \text{ File} \rightarrow \text{New} \rightarrow \text{Project}$			
	🔁 Projects 🕮 🤐 🤐 🔐 🖉 🚭 🖉 🦑 🗶 🗄	Coptions Contractions Multiprocess	
	<ul> <li>Ø quickstart</li> <li>Netlists</li> <li>middetatt uma</li> </ul>	Project: quickstart Implementation: impl_1	
	✓ E Constraints	* Design Preparation	
Add Course Files to a Draiget	quickstart_AC7t1500ES0_ioring.pdc	Target Device AC7t1500ES0	~
2 Add Source Flies to a Project	quickstart_AC7t1500ES0_ioring.sdc	Package E53A0	×
Add notlist constraints ID	≥ IP	i soro	
– Add netlist, constraints, IP	· · · · · · · · · · · · · · · · · · ·	Speed Grade C2	~
configurations	0. Elou 11	Core Voltage 0.85	~
oo mga aa oo oo	V Prepare	Junction Temperature 0	~
	Run Prepare	flow Made Newsd	
	A Run Estimated Timing Analysis	Flow Mode Normal	Ŷ
	▲ Generate Pre-Placed Simulation Netlist	Incremental Compile	
$\sim$	A Run Place	Enable Incremental Compile	
3 Dovice Place and Poute Options	A Run Post-Placement Timing Analysis	Incremental Compile Mode Smart	¥
Jevice, Flace-allu-Roule Options	Run Route	Export All Partitions	
	A Run Post-Route Timing Analysis	Auto-Select Top Module	
	Design Completion     A Post-Process Design	for the ball of the	
	A Run Final DRC Checks		
	🗹 🔺 Run Sign-off Timing Analysis	File Full Path	~
$\frown$	▲ Generate Final Simulation Netlist	guickstart A., C\Program Files\Achr	~
( 4 ) When ready, run Place-and-Route	Generate Bitstream	A descend Decise Presenting	
		Advanced Design Preparation	

Figure 9: Overview of ACE Steps

Follow these steps to process the Quickstart design in ACE:

 Launch ACE and create a new project (select File → Create Project... from the menu). See Launching ACE (see page 11) for details.

ACE - Achronix CAD Environment - Version 8.6		
File Edit Actions Window Help		
😕   🔛 🐚 🗁 ! 🖈 🗈 🖄 🛠 📴 🚰 📾 🛄 🗗 🗭 🗮 🍕 💡 🗇 🕁 🖑 -		
🎦 Projects 🛛 📫 📽 🕼 🕼 🕼 🕼 🕼 🖗 🖓 🔅 🖛 🗄 🗖	E Options 🛙 🕨 Multiprocess	
	O Create a New Project	
	Project Creation	
	A project represents a collection of source files, flow settings, and flow outputs.	
	Project directory: C:/designs/quickstart_example	Browse
	Project name: quickstart	
� Flow ☆	Implementation name:	
✓ ■ ⊕ Prepare		
🔳 🔺 Run Prepare		
🗸 🔺 Run Estimated Timing Analysis		
Generate Pre-Placed Simulation Netlist		
✓ ■ ② Place and Route	() Finish	Cancel
Run Place		
A Run Post-Placement Timing Analysis		

#### Figure 10: New Project Creation Prompt

- 2. Set the Project directory value to the desired directory in which to store the project.
- 3. Set the Project name value to "quickstart".
- 4. If the Implementation name value is left blank, the name defaults to impl\_1.

Add the following files for ACE (select File → Add Project Source Files... from the menu, or click the circled button as shown in the image below):
 Table 4: ACE Project Files

Files	Typical Windows Path	Typical Linux Path	Purpose			
quickstart.vma Or quickstart.vm	C:\Program Files\Achronix CAD Environment\Achronix\ examples\quickstart\ <device_name><sup>(1)</sup></device_name>	<install_path>/Achronix- linux/libraries/examples/ quickstart/<device_name></device_name></install_path>	The netlist generated from Synplify Pro.			
quickstart_ <device_ name&gt;_ioring.sdc<sup>(2)</sup></device_ 	C:\Program Files\ Achronix CAD Environment\Achronix\ examples\quickstart\ <device_name></device_name>	<install_path>/Achronix- linux/libraries/examples/ quickstart/<device_name></device_name></install_path>	The .sdc file type stands for Synopsys Design Constraints. Typical usage is to constrain timing, power, and area. In this tutorial, a clock is defined.			
quickstart_ <device_ name&gt;_ioring.pdc<sup>(3)</sup></device_ 	C:\Program Files\ Achronix CAD Environment\Achronix\ examples\quickstart\ <device_name></device_name>	<install_path>/Achronix- linux/libraries/examples/ quickstart/<device_name></device_name></install_path>	The .pdc file type stands for Physical Design Constraints. Typical usage is to constrain I/O, placement, and routing. Since these are physical constraints, they are only used in the ACE tool as part of place- and-route. In this tutorial, pins are defined and their placement set.			
Table Notes         1. Use the path shown if already familiar with Synplify Pro. Otherwise, use the path set for Results Directory.         2. If using a Speedcore device, this file is named quickstart.sdc.         3. If using a Speedcore device, the file is named quickstart.pdc.						

#### Getting Started User Guide (UG105)



Figure 11: ACE Add files Button

6. Select the Design Preparation section within the Options tab.

File Edit Actions Window Help			
🛎   🔛 🐘 🗁 ! 🛫 🐘 🏥 🕐 🛠 📴 🖪 🗭 🌆 🗗 🚝 🔆 👟 ! 🖓			
🛅 *Projects 🛛 👘 🐸 😂 📽 👔 📑 🖬 📽 🖓 🤣 🕷 🖓	E Options      Multiprocess		
✓	Project: quickstart	1	
✓ ➢ Netlists	Implementation: impl 1		
quickstart.vma	Imperientation. Imp_1		
✓ ➢ Constraints	<ul> <li>Design Preparation</li> </ul>		
quickstart_AC7t1500ES0_ioring.pdc	Target Device AC7t1500ES0	~	
quickstart_AC7t1500ES0_ioring.sdc			
🗁 IP	Package F53A0	~	
> @ impl_1	Speed Grade C2	~	
5. Flow ⊠ ► 🖝 🕷 🖇 🖤	Core Voltage 0.85	~	
<ul> <li>Prepare</li> </ul>	Junction Temperature 0	~	
Run Prepare	Flow Market		
🗹 🔺 Run Estimated Timing Analysis	Flow Mode	· · · · · · · · · · · · · · · · · · ·	
Generate Pre-Placed Simulation Netlist	Incremental Compile		
✓ ■ Sequence and Route	Enable Incremental Compile		
🔳 🔺 Run Place	Incremental Compile Mode Smart	~	
🗌 🔺 Run Post-Placement Timing Analysis			
🔳 🔺 Run Route	Export All Partitions		
🗹 🔺 Run Post-Route Timing Analysis	Auto-Select Top Module		
<ul> <li>Design Completion</li> </ul>	in not select top module		

Figure 12: Design Preparation Section of Options Tab

7. Set the Target Device, Package, and Speed Grade values.

For Speed Grade, C3 is the slowest, C2 is in the middle, and C1 is the fastest.

Flow Mode can be set to Evaluation, Normal, or Strict. Of the three options, Evaluation results in the fastest time to produce a placed-and-routed design but bitstream generation requires either Normal or Strict. If the goal is to generate a bitstream, set Flow Mode to Normal.

Other than the settings above, this design uses the default values. There are other fields that are useful in future designs:

- Package the package of the device.
- Core Voltage the operating voltage of the device.
- Junction Temperature the expected junction temperature. While many factors affect timing, this
  value directly affects which timing libraries are used.
- Click the play button (circled) to run the place-and-route flow which, upon completion, produces a bitstream. If Flow Mode was set to Evaluation, ACE completes place-and-route and timing analysis, but does not produce a bitstream.

O ACE - Achronix CAD Environment - Version 8.6 - quickstart->imp	ol_1 (AC7t1500ES0)		
File Edit Actions Window Help			
📽   🔛 🗞 🖮 i 🖈 🗈 🖄 🛠 📴 🕐 🗶 📴 🖪 🖉 🎟 🚛 🖓 🦣 i 💡			
🖄 *Projects 🛛 📫 🐸 📽 📽 📓 📽 🕼 🤣 * 🗱 👘 🗖	🗉 Options 🛛 🔖 Multipro	ocess	- 0
<ul> <li>✓ auickstart</li> <li>✓ auickstart.vma</li> </ul>	Project: quickst Implementation: impl_1	tart	^
✓ ➢ Constraints	Design Preparation		
quickstart_AC7t1500ES0_ioring.pdc	Target Device	AC7t1500ES0	$\sim$
☐ quickstart_AC7t1500ES0_ioring.sdc ► IP	Package	F53A0	~
> @ impl_1	Speed Grade	C2	~
Image: Second secon	Core Voltage	0.85	~
✓ ■ <sup>●</sup> Prepare	Junction Temperature	0	~
<ul> <li>■ ▲ Run Prepare</li> <li>✓ ▲ Run Estimated Timing Analysis</li> </ul>	Flow Mode	Normal	~
Generate Pre-Placed Simulation Netlist	Incremental Compile		
✓ ■ ☺ Place and Route	Enable Incrementa	al Compile	
A Run Place     A Run Dest Placement Timing Applying	Incremental Compile	Mode Smart	$\sim$
	Export All Partitions		
<ul> <li>✓ ▲ Run Post-Route Timing Analysis</li> <li>✓ ■ Obsign Completion</li> </ul>	Auto-Select Top M	odule	_

Figure 13: Place-and-route Play Button

This completes the tutorial. A number of reports generated from the run are displayed such as timing, utilization, and pin assignments. If desired, the project can be saved by selecting **File**  $\rightarrow$  **Save Project As...** from the menu.

See ACE User Guide (UG070) for more information on ACE.

## Chapter - 6: FAQs

## Why is my device not listed in Synplify Pro or ACE?

This is likely because the device overlay was not correctly installed. See ACE Installation and Licensing Guide (UG002).

### Which simulators are supported?

VCS (Synopsys), QuestaSim (Mentor), Incisive (Cadence), and Riviera (Aldec). Achronix does not distribute or provide these simulator tools.

# I am in a perspective, but I would like to add a window from a different perspective. How do I do this?

Most windows can be added by selecting  $Window \rightarrow Show View$  from the menu. Select the desired window or select **Other** to see all windows that can be added.

# I loaded an ACE project, but the information on its implementation is missing. How do I get that information?

Loading a project does not load its implementation run. After loading the project, right-click the implementation and select **Restore Implementation**.

## How can I drive or observe signals when my device is running?

The Snapshot Debugger, found within ACE, can both drive and observe signals. See *Snapshot User Guide* UG016 for more details.

# I am stuck and my question is not shown here. Who can I contact for help?

Contact Achronix at support@achronix.com

# **Revision History**

Version	Date	Description
1.0	26 Jan 2022	Initial Achronix release.