ACE User Guide (UG070)

Achronix CAD Environment (v8.1.1)



Copyrights, Trademarks and Disclaimers

Copyright © 2020 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries All other trademarks are the property of their respective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at http://www.achronix.com/legal.

Achronix Semiconductor Corporation

2903 Bunker Hill Lane Santa Clara, CA 95054 USA

Website: www.achronix.com E-mail : info@achronix.com

Table of Contents

Preface	9
About This Guide	9
Related Documents	9
Conventions Used in this Guide	C
Chapter - 1: Getting Started	1
Introduction	
ACE Quickstart Tutorial	
1. Create your Project	
2. Add your Design Files and Set Implementation Options 2 2. Due the Flow 2	
3. Run the Flow	
4. Analyze the Results	
Congratulations!!!	2
Chapter - 2: Concepts	3
Workbench	3
Perspectives	3
Projects Perspective	3
Floorplanner Perspective	4
IP Configuration Perspective	4
Programming and Debug Perspective	
HW Demo Perspective	4
Editors	ō
HTML Report Browser	5
Text Editor	3
VCD Waveform Editor	
Speedster16t BRAM Configuration Editor	C
Speedster16t DSP64 DSP Chain Configuration Editor	
Speedster16t DSP FIR Filter Configuration Editor	ō
Speedster16t FIFO Configuration Editor	Э
Speedster16t LRAM Configuration Editor	
Speedster16t LRAM FIFO Configuration Editor	
Speedster16t ROM Configuration Editor	
Speedster16t Shift Register Configuration Editor7	1

Views
Clock Domains View
Clock Regions View
Critical Path Diagram View
Critical Paths View
Download View
Floorplanner View
Flow View
HW Demo View
I/O Designer Toolkit Views
IP Diagram View
IP Libraries View
IP Problems View
JTAG Browser View
JTAG Diagram View
Multiprocess View
Netlist Browser View
Options View
Outline View
Partitions View
Placement Regions View
Projects View
Properties View
Search View
Selection View
Snapshot Debugger View
Tcl Console View
Dialogs
Add Signals to Waveform Viewer Dialog
Add Source Files Dialog
Assign Bussed Signal Names Dialog
Assign Bussed Values Dialog
Create a New Constraints File Dialog
Create a New Text File Dialog
Create Implementation Dialog
Create Placement Region Dialog
Create Project Dialog
Generate IP Design Files Dialog

Load Project Dialog	178
New IP Configuration Dialog	179
Restore Implementation Dialog	181
Save Implementation Dialog	182
Save Placement Dialog	182
Save Placement Regions Dialog	184
Save Script File As Dialog	185
Search Filter Builder Dialog	186
Generate I/O Ring Design Files Dialog 1	188
Toolbars	189
Preferences 1	189
Configure DCC Connection Preference Page	190
Configure JTAG Connection Preference Page	191
Critical Path Diagram View Preference Page	192
Floorplanner View Colors and Layers Preference Page	194
Floorplanner View Optimizations Preference Page	198
IP Diagram Preference Page	203
Multiprocess: Configure Custom Job Submission Tool Preference Page 2	204
Other Colors and Fonts Preference Page	206
Placement Regions Preference Page	207
Project Management Preference Page	208
Tcl Console View Preference Page	208
Text Editors Preference Page	210
Projects	213
Implementations	
Project File	214
Source Files	
IP Configurations	
Output Files	216
Log Files	216
Active Project and Implementation	
Flow	217
Flow Steps	
Flow Status	
Flow Mode	
Reports	223
Utilization Report	

Pin Assignment Report	223
Clock Report	223
Timing Report	223
Routing Report	224
Partitions Report	224
Power Dissipation Report	224
Design Statistics Report	224
Multiprocess Summary Report	225
Implementation Options Report	226
Advanced Concepts	
ACE Verilog Attributes	
Clock Regions	229
Instance States	229
Filter Properties	230
Timing Across All Temperature Corners	232
ECO Commands	233
Chapter - 3: Tasks	245
Running ACE	
Command-line Mode	
Batch Mode	
Lab Mode (Reduced Functionality)	
Working With Perspectives	
Switching Between Perspectives	
Resetting Perspectives	
Working with Views and Editors	
Opening Views	
Moving and Docking Views and Editors	
Rearranging Tabbed Views and Editors	
Detaching Views and Editors	
Tiling Editors	
Maximizing, Minimizing, and Restoring Views and Editors	248
Working with Projects and Implementations	252
Creating Projects	252
Saving Projects	253
Loading Projects	254
Removing Projects	256

Opening Project Files	s in an Editor	256
Adding Source Files		256
Removing Source Fil	les	258
Opening Source Files	s in an Editor	259
Creating Implementa	ations	259
Saving Implementati	ions	259
Restoring Implement	tations	260
Copying Implementa	ations	260
Setting the Active Im	nplementation	
Removing Implemen	itations	
Configuring Impleme	entation Options	
Opening Output Files	s in an Editor	
Opening Report Files	s in an Editor	
Running the Flow		
-	low	
Running a Sub-Flow		262
Running Multiple Flo	ows in Parallel	263
Detecting Changes to	o Project Source Files	279
Using the Tcl Console		283
-	from GUI Actions	
•	from the Console	
-	ing	
	npletion	
Command Help	······	285
Text Limit		286
Clearing the Console	9	286
Viewing the ACE Log	g File	286
	- S	
	Iration	
	g an IP Configuration	
	guration	
	esign Files	
	n Files to a Project	
	ner g the Floorplanner's Fly-Out Palette	
	anner In and Out	
	g	

Selecting Floorplanner Objects	292
Deselecting Floorplanner Objects	293
Toggling Floorplanner Mouse Tools	293
Filtering the Floorplanner View	293
Choosing Floorplanner Object Tooltips	294
Viewing Floorplanner Object Labels	294
Highlighting Objects in the Floorplanner View	294
Pre-Placing a Design	297
Placing an Object	
Changing Between Fixed and Soft Placement	298
Group Placement Mode	299
Removing Placement	
Saving Pre-Placement Constraints	301
Using Pre-Placement in the Flow	302
Analyzing Critical Paths	303
Generating Timing Reports	
Highlighting Critical Paths	304
Selecting Critical Path Objects	304
Zooming to Critical Paths	305
Printing Critical Path Details	306
Using Critical Path Diagrams	306
Viewing Critical Paths in the Schematic Viewer	307
Applying and Checking Properties	307
Applying Properties	
Checking Whether Properties Were Applied	308
Configuring External Connections to Hardware	308
Configuring the DCC Connection	
Configuring the JTAG Connection	
Running the Snapshot Debugger	314
Snapshot Design Flow	
Accessing the Snapshot Debugger	
Configuring the Trigger Pattern	
Configuring the Monitor Signals	
Configuring Test Stimulus	
Configuring Advanced Options	
Collecting Samples of the User Design	326
Saving/Loading Snapshot Configurations	328

Snapshot in Batch Mode	329
Playing a STAPL File (Programming a Device)	331 332
Optimizing a Design Attempting Likely Optimizations Using Option Sets	333
Placement Regions and Placement Region Constraints Placement Region Preferences Creating a New Placement Region Resizing an Existing Placement Region Moving an Existing Placement Region Assigning Placement Region Constraints Listing all Objects Constrained to a Placement Region Removing a Placement Region Constraint from an Object Saving Placement Region Definitions and Placement Region Constraints Deleting Placement Regions	335 335 337 337 338 340 340 340
Running the HW Demo Installing HW Demo Designs Selecting The Target Device And Demo Loading The Demo JAM File Displaying Board Status Control of Running Demonstration Design	340 341 341 341
Using Incremental Compilation (Partitions) Overview of Incremental Compilation and Partitions Incremental Compile Tutorial Single-Process Incremental Compile Tutorial Multiprocess Incremental Compile Tutorial	343 346 346
Automatic Flop Pushing into I/O Pads Background Capabilities ACE Attributes Examples Implementation Options Timing Analysis Implications .	395 396 397 399 402
Working with Virtual I/O	

Implementation Options	404
Port Attributes	404
Runtime Messages	405
Schematic View	406
Accessing Help	411
Accessing Context-Sensitive Help	411
Navigating Help Topics	412
Searching Help	413
Importing and Exporting Preferences	415
Import Preferences	415
Export Preferences	
Chapter - 4: Tcl Command Reference	420
SDC Commands	420
all_clocks	420
all_inputs	420
all_outputs	421
create_clock	421
create_generated_clock	423
get_cells	424
get_clocks	424
get_nets	425
get_pins	426
get_ports	427
set_clock_groups	427
set_clock_latency	428
set_clock_uncertainty	429
set_data_check	431
set_disable_timing	432
set_false_path	433
set_input_delay	434
set_max_delay	435
set_min_delay	435
set_multicycle_path	436
set_output_delay	437
Interactive Timing Commands	438
check_setup	438
prepare_sta	440

report_checks
report_clock_properties
reset_sta
ACE Tcl Commands
add_project_constraints
add_project_ip
add_project_netlist
add_region_find_insts
add_region_insts
apply_highlights
apply_placement
check_project_status
clear_arcs
clear_drawing
clear_flow
clear_lines
clear_ovals
clear_polygons
clear_rectangles
clear_strings
clock_info
clock_relation
create_boundary_pins
create_flow_step
create_impl
create_path
create_project
create_region
deselect
disable_flow_step
disable_project_constraints
display_file
display_netlist
display_properties
draw_arc
draw_line
draw_oval
draw_polygon

draw_rectangle	457
draw_string	458
enable_flow_step	458
enable_project_constraints	458
export_all_partitions	459
export_partition	459
filter	459
find	. 461
generate_ioring_design_files	462
generate_ip_design_files	463
generate_route_delay_table	463
get_ace_cputime	463
get_ace_current_memory_usage	463
get_ace_ext_dir	463
get_ace_ext_lib	463
get_ace_peak_memory_usage	464
get_ace_version	464
get_active_impl	464
get_active_project	464
get_clock_region_bounds	465
get_clock_regions	465
get_clock_type	465
get_current_design	465
get_current_partname	465
get_efd_file_path	466
get_enabled_constraints	466
get_fabricdb_path	466
get_file_line	466
get_flow_steps	466
get_impl_names	. 467
get_impl_option	. 467
get_impl_option_is_supported	. 467
get_inst_partition	468
get_inst_region	468
get_installation_directory	468
get_location	468
get_part_names	468
get_partition_changed	468

get_partition_force_changed	469
get_partition_info	469
get_partition_insts	469
get_partition_names	470
get_partition_timestamp	470
get_partition_type	470
get_path_property	470
get_placement	471
get_pod_names	471
get_project_constraint_files	471
get_project_directory	471
get_project_ip_files	472
get_project_names	472
get_project_netlist_files	472
get_properties	472
get_property	472
get_region_bounds	473
get_region_insts	473
get_regions	473
get_report_sweep_temperature_corners	473
get_report_sweep_temperature_corners	
	473
get_selection	473 474
get_selection	473 474 474
get_selection get_stapl_actions get_techlib_name	473 474 474 475
get_selection get_stapl_actions get_techlib_name get_techlib_path	473 474 474 475 475
get_selection get_stapl_actions get_techlib_name get_techlib_path get_techlibdb_path	473 474 474 475 475 475
get_selection get_stapl_actions . get_techlib_name . get_techlib_path . get_techlibdb_path . get_techlibt_name .	473 474 474 475 475 475 475
get_selection get_stapl_actions . get_techlib_name . get_techlib_path . get_techlibdb_path get_techlibt_name . get_techlibt_name . get_techlibt_path	473 474 474 475 475 475 475 476
get_selection get_stapl_actions . get_techlib_name . get_techlib_path get_techlibdb_path get_techlibt_name get_techlibt_name get_techlibt_path get_techlibt_path	473 474 474 475 475 475 475 476 476
get_selection get_stapl_actions . get_techlib_name . get_techlib_path . get_techlibd_path . get_techlibt_name . get_techlibt_path . get_techlibt_path . get_techlibx_name . get_techlibx_name .	473 474 474 475 475 475 475 476 476 476
get_selection get_stapl_actions get_techlib_name get_techlibd_path get_techlibt_name get_techlibt_name get_techlibt_path get_techlibx_name get_techlibx_name get_techlibx_path has_ace_ext_lib	473 474 474 475 475 475 476 476 476 476
get_selection get_stapl_actions . get_techlib_name . get_techlib_path . get_techlibt_path . get_techlibt_name . get_techlibt_path . get_techlibx_name . get_techlibx_name . get_techlibx_path . has_ace_ext_lib . has_partitions .	473 474 474 475 475 475 476 476 476 476 476 476
get_selection . get_stapl_actions . get_techlib_name . get_techlib_path . get_techlibt_path . get_techlibt_name . get_techlibt_path . get_techlibx_name . get_techlibx_name . get_techlibx_path . has_ace_ext_lib . has_partitions . highlight .	473 474 474 475 475 475 476 476 476 476 476 476 477
get_selection . get_stapl_actions . get_techlib_name . get_techlib_path . get_techlibt_name . get_techlibt_name . get_techlibt_path . get_techlibx_name . get_techlibx_path . has_ace_ext_lib . has_partitions . highlight . ignore_cancel .	473 474 474 475 475 475 476 476 476 476 476 477 477
get_selection get_stapl_actions . get_techlib_name . get_techlib_path . get_techlibt_path . get_techlibt_name . get_techlibt_path . get_techlibx_name . get_techlibx_path . has_ace_ext_lib . has_partitions . highlight . ignore_cancel . initialize_flow .	 473 474 475 475 475 475 476 476 476 476 477 477 477 477
get_selection	 473 474 475 475 475 475 476 476 476 476 477

message	478
move_project_constraints	478
move_project_netlists	479
refresh_drawing	479
remove_flow_step	. 479
remove_impl	. 479
remove_path	479
remove_project	480
remove_project_constraints	480
remove_project_ip	480
remove_project_netlist	480
remove_region	. 481
remove_region_insts	. 481
rename_impl	. 481
report_clocks	482
report_coverage	482
report_design_stats	482
report_impl_options	483
report_partitions	483
report_pins	484
report_placement	484
report_power	485
report_regions	486
report_routing	486
report_utilization	486
reset_impl_option	487
restore_impl	487
restore_project	488
run	489
run_fanout_control	489
run_final_drc_checks	489
run_fpga_download	490
run_generate_bitstream	490
run_generate_fullchip_sim	490
run_generate_netlist	490
run_insert_holdbuffers	. 491
run_multiprocess	. 491
run_place	493

run_post_process	493
run_prepare	493
run_route	493
run_snapshot	493
run_stapl_action	494
run_timing_analysis	495
run_tool	495
run_un_post_process	495
run_unplace	496
run_unroute	496
save_impl	497
save_placement	497
save_project	498
save_properties	499
save_regions	499
select	500
set_active_impl	500
set_clock_type	500
set_cluster	501
set_equivalent_pins	501
set_flyline_direction	501
set_impl_option	502
set_max_flyline_fanout	502
set_partition_force_changed	502
set_partition_info	502
set_placement	503
set_project_constraints_pvt	504
set_property	504
set_region_bounds	504
set_units	505
sleep	505
source_encrypted	505
trace_connections	505
write_bitstream	506
write_critical_paths_script	507
write_netlist	507
write_partition_blackbox	508
write_partition_db	508

write_tcl_history	38
Chapter - 5: Troubleshooting	09
ACE Exit Error Codes	09
Duplicate Names for Arrays	510
Clock Definitions/Constraints	511
Asynchronous Reset of I/O from the Core	511
Multi-process Functionality License Requirements	511
Non-ASCII Characters in Path	511
Unable to Load Project: Project is Locked	511
Changing ACE Font Sizes	
Fonts in Views	
Fonts in HTML Reports	
Unable to Initialize Reserved Module Name List	
Startup Error - ACE is Unable to Connect on Port NNNN of Localhost 5 To Determine Whether ACE is Experiencing a Firewall or Licensing Problem 5	
Multiprocess Summary Report shows "No Timing Results Found" for Successfully run Implementation with Existing Timing Reports	ns 516
Windows: ACE Incorrectly Reports Read/Write File Permission Problems	516
Windows: ACE GUI Shown as "Not Responding" 5	516
Linux: Resource Limits: ACE Reports an OutOfMemory Error, But There is Plenty of Free Memory Available	517
Linux: In the twm Window Manager, the First Time the ACE GUI is Started After Installation, the ACE Window is so Small Users Might not See it5	518
Linux: Odd Behavior When Using X DISPLAY Forwarding if the X Client and X Server Are More than Or Major Revision Apart	
Linux: ACE Menus Do Not Show Icons Next to the Action Names	518
Linux: ACE ignores LD_LIBRARY_PATH5	518
Linux: Incompatible Default Web Browser	519
Solution	
Additional Information	
Linux: GTK+3: ACE Requires an Unusually Large Amount of Virtual Memory (Due to WebKit2) 5	
Linux: ACE Draws Slowly Onscreen (or Looks Ugly); can I Change This?	
Themes 5 Animations and Other Effects 5	
Linux: Views and Editors Detach when Dragged Instead of Docking in the Workbench	

Linux: CDE: Dialogs and Wizards Sometimes Appear Behind the Main ACE Window, Especially After Minimize/Maximize	26
Upgrading an ACE Installation	
On Linux	527
GUI Problems after Upgrading?	28
Revision History	29

Preface

About This Guide

This guide is a reference manual for the Achronix CAD Environment (ACE), used for placing, routing, configuring, and debugging Achronix FPGAs. ACE works in conjunction with third-party synthesis and simulation tools to provide a complete design environment for Achronix FPGAs.

This guide consists of the following chapters:

- Getting Started (see page 21) includes an Introduction to ACE and a quick Tutorial.
- Concepts (see page 23) covers all the basic concepts of ACE, and can be considered a reference manual for the various GUI elements.
- Tasks (see page 245) details how to complete various tasks within the GUI, plus provides the related TCL commands.
- TCL Command Reference (see page 420) provides a complete TCL command reference, including syntax.
- Troubleshooting (see page 509) shows a number of common problems and the recommended solutions.
- Revision History (see page 529) lists the changes to each revision of this document.

Related Documents

The latest version of this document (UG070) is available from your Achronix FAE.

The following documents will always be available for download at http://www.achronix.com/documentation/

- ACE Installation and Licensing Guide (UG002)
- Bitstream Programming and Debug Interface User Guide (UG004)
- Snapshot User Guide (UG016)
- Synthesis User Guide (UG018)

The following supplemental documents, typically available at the Achronix FTP site (login required), should also be consulted for the very latest information:

• ACE Release Notes (RN001)

Further documents are available for each fabric family on both the website and FTP site.

Please consult your Achronix FAE for a complete list of documentation relevant to your Achronix products.

Conventions Used in this Guide

Item	Format	Examples
Command-line entries	Formatted with a bold fixed-width font, or in a special code block.	<pre>\$ Open top_level_name.log Command-line code example \$ Open top_level_name.log</pre>
File Names	Formatted with a fixed-width font.	filename.ext
GUI buttons, menus, menu or list choices, and radio buttons	Formatted with a variable-width bold font.	Select File -> Open , select the desired file, then click OK to continue.
Variables	Formatted with italic emphasis and enclosed by the angle brackets < and >.	<design_dir>/output.log</design_dir>
RTL Names	Formatted with italic emphasis.	read_clk
Window and dialog box headings and sub-headings	Heading formatted in quotation marks.	Under "Output Files", select
Window and dialog box names	Name uses initial caps.	From the Add Files dialog box,

Chapter - 1: Getting Started

Introduction

The Achronix implementation flow uses an industry standard RTL synthesis flow based on Synplify-Pro from Synopsis. Working in conjunction with the synthesis tool, Achronix CAD Environment (ACE) provides:

- Placement
- Routing
- Timing Analysis
- Bitstream Generation
- FPGA Configuration
- On-chip Debugging
- Hard/Soft IP Configuration Tools
- Simulation Netlist Generation

ACE Quickstart Tutorial

Start by copying all the files from *<install_dir>* /Achronix/examples/quickstart/*<device>* into a new empty directory (*<test_dir>*). Use the *<device>* directory that matches the Target Device implementation option that you will select in step 2. Now click the (P) icon in the upper right corner of the Welcome view to minimize these instructions. Then follow these simple steps to complete your first design in ACE.

1. Create your Project

In the Projects View (see page 144), click the **Create Project** ($\stackrel{\text{(iii)}}{=}$) toolbar button. In the Create Project Dialog (see page 176), enter (or browse to) the path to <*test_dir*> in the Project Directory field. Enter "quickstart" in the Project Name field and click **OK**. You should now see your new project show up in the Projects view.

See Creating Projects (see page 252) or Working with Projects and Implementations (see page 252) for more details.

2. Add your Design Files and Set Implementation Options

In the Projects View, click on the "quickstart" project to select it. Now click on the **Add Files** () toolbar button. In the Add Source Files Dialog (see page 167), select quickstart.vma, quickstart.pdc, and quickstart.sdc by holding down the **CTRL** key and clicking on them. Now click the **Open** button to add the files to your project. Finally, in the Options view, expand the **Design Preparation** section and select the **Target Device** that matches the set of design files that you copied earlier. You now have a project that is ready to run through the flow!

See Adding Source Files (see page 256) or Working with Projects and Implementations (see page 252) for more details.

3. Run the Flow

In the Flow View (see page 97), click on the **Run Flow** () toolbar button. Output from the Flow (see page 217) will be shown in the Tcl Console View (see page 164). When the flow is finished running, you will see the Flow Steps (see page 218) in the Flow View updated with a green check mark () to indicate success, and all newly generated reports will be displayed in the editor area.

See the Flow (see page 217) concept or Running the Flow (see page 261) for more details.

4. Analyze the Results

On the main toolbar, click the **Floorplanner Perspective** (\square) toolbar button. Within this perspective, use the Critical Paths View (see page 85) to analyze critical paths and highlight them in the Floorplanner View (see page 89). Clicking the **Zoom To Path** (\bigcirc) toolbar button in the Critical Paths View will zoom the Floorplanner View (see page 89) to the path currently selected in the Critical Paths View. Use the Search View (see page 151) and Selection View (see page 155) to locate objects of interest. Clicking the **Zoom To Selection** (\bigcirc) toolbar button in the Selection View will zoom the Floorplanner View to the objects in the current selection set.

Congratulations!!!

You have successfully completed a design in ACE!

Chapter - 2: Concepts

Workbench

The term Workbench refers to the desktop development environment within ACE. The Workbench aims to achieve seamless tool integration by providing a common platform for the creation, management, and navigation of project resources.

Each Workbench window contains one or more Perspectives (see page 23). Perspectives contain views (see page 74) and editors (see page 25) and control what appears in certain menus and tool bars. More than one Workbench window can exist on the desktop at any given time.

Perspectives

There are many different kinds of information a user must view within ACE. Perspectives are used to filter the information into usable logically consistent groupings. A perspective provides a set of functionality aimed at accomplishing a specific type of task or works with specific types of resources. A perspective defines the initial set and layout of views (see page 74), editors (see page 25), menus, and toolbars in the Workbench (see page 23) window.

For example, the Projects perspective combines views (see page 74) commonly used while managing project source files, while the Floorplanner perspective contains the views that are used while viewing chip layout and floorplanning information. Users frequently switch perspectives while working inside the Workbench (see page 23).

Within the Workbench (see page 23) window, all perspectives share the same set of Editors (see page 25).
 All editors are usable/visible from all perspectives. Likewise, each of the Views (see page 74) may optionally be used within any perspective, but they're most useful when grouped with the other views from their native perspective. One of the views, the Tcl Console View (see page 164), is a member of all the perspectives.

Projects Perspective

The (E) Projects Perspective allows the user to select an active project and implementation, manage the contents and configuration of the active project/implementation, run the Flow (see page 217), and view the reports generated by the Flow.

By default, this perspective contains the Projects View (see page 144), Flow View (see page 97), Options View (see page 127), TCL Console View (see page 164), and the Editor area, which can contain any ACE Editor or Report. The Multiprocess View (see page 116) is also part of this perspective, but is hidden by default.

For more information, see Working with Projects (see page 252), Running the Flow (see page 261), and Using the Tcl Console (see page 283).

Floorplanner Perspective

The (I)Floorplanner Perspective allows the user to view and edit the placement and routing of their active project /implementation.

By default, this perspective contains the Floorplanner View (see page 89), Search View (see page 151), Selection View (see page 155), Critical Paths View (see page 85), Critical Path Diagram View (see page 81), Netlist Browser View (see page 123), Clock Domains View (see page 75), Clock Regions View (see page 77), Placement Regions View (see page 140), Partitions View (see page 137), and TCL Console View (see page 164).

For more information on using the views in this perspective, see Viewing the Floorplanner (see page 291), Pre-Placing a Design (see page 297), and Analyzing Critical Paths (see page 303).

▲ Unlike all other perspectives, the Floorplanner perspective hides the Editor area. To view editors (see page 25) and reports (see page 223), a different perspective must be selected.

IP Configuration Perspective

The (P IP Configuration Perspective is used to create and edit IP configuration files (.acxip) through the various IP Configuration Editors.

By default, this perspective contains the Projects View (see page 144), IP Libraries View (see page 110), IP Diagram View (see page 109), IP Problems View (see page 111), Outline View (see page 136), TCL Console View (see page 164), I/O Designer Toolkit Views (see page 102), and the Editor Area, which can contain any ACE Editor or Report.

See Creating an IP Configuration (see page 288) for more details.

Programming and Debug Perspective

The (¹/₁) Programming and Debug Perspective allows interaction with Achronix FPGAs via JTAG through a JTAG pod or embedded JTAG controller device. Downloading the device configuration and debugging will typically happen from here.

By default, this perspective contains the Snapshot Debugger View (see page 159), Download View (see page 87), TCL Console View (see page 164), JTAG Browser View (see page 112), JTAG Diagram View (see page 115), and the Editor area, which can contain any ACE Editor or Report.

For more information on using this perspective, see Running the Snapshot Debugger (see page 314) and Playing a STAPL File (Programming a Device) (see page 331)

HW Demo Perspective

The () HW Demo Perspective allows the user to observe various aspects of a particular device, by selecting one of the provided demonstration designs from a list. Once the demonstration is loaded into the attached board, LED states and DIP switch states (from the board) are displayed and updated in real-time. Internal device state information such as the temperature of the FPGA and power consumption are also displayed.

By default, this perspective contains the Snapshot Debugger View (see page 159), HW Demo View (see page 100), Tcl Console View (see page 164), and the Editor area, which can contain any ACE Editor or Report.

For more information on using this perspective, see Running the HW Demo (see page 340).

Editors

Most Perspectives (see page 23) in the Workbench (see page 23) are comprised of an editor area and one or more views (see page 74). Different editors are associated with different types of files. For example, when a file is opened by double-clicking in the Projects View (see page 144), the associated editor opens in the Workbench. If there is no associated editor for a resource, the Workbench attempts to launch an external editor outside the Workbench. Any number of editors can be open at once, but only one can be active at a time. The main menu bar and toolbar for the Workbench window contain operations that are applicable to the active editor.

Tabs in the editor area indicate the names of resources that are currently open for editing (usually the filename, and the tab's tooltip will provide the full path to the file). An asterisk (*) displayed in an editor tab indicates that an editor has unsaved changes. By default, editors are stacked in the editor area, but users may choose to tile (see page 248) them in order to view multiple editors simultaneously. The gray border at the left margin of the editor area may contain icons that flag errors, warnings, or problems detected by the system.

In ACE, the editor area is also used to view the Reports (see page 223) generated by ACE. By default, when ACE is running the Flow (see page 217) in single-process mode, ACE will open HTML versions of the reports in the HTML Report Browser (see page 25) as soon as the report data is generated/updated. When ACE is in Multiprocess mode (via the Multiprocess View (see page 116)), only the Multiprocess Summary Report (see page 225) is automatically opened in the editor area – the other reports must be opened manually through the Projects View (see page 144), or by following the Timing Report hyperlinks for each Implementation (see page 213) found within the Multiprocess Summary Report.

ACE also provides a suite of IP Configuration Editors, organized by fabric family/library, used to instantiate and configure the various IP surrounding the core fabric. See Creating an IP Configuration (see page 288).

The IP Libraries and IP types displayed within ACE are dynamic and change based on which technology libraries and devices are installed and licensed at each customer site. Therefore, the IP Configuration Editors available at the customer site may only be a subset of what is documented in this user guide. For example, if the customer's installed and licensed devices include no LRAMs, then any IP tools based upon LRAMs will not be available within the customer's ACE GUI.

HTML Report Browser

When HTML versions of generated Reports (see page 223) are opened within ACE, they are displayed within the Editor area using the HTML Report Browser. This is a very limited form of a web browser - it only allows hyperlink traversal, refresh, forward, and back operations. The buttons for Refresh, Back, and Forward are not displayed within the browser itself, but are instead shown in the main (topmost) ACE button-bar.

In the HTML Report Browser should not be used to browse the Internet - a dedicated web browser like Firefox would be a much better choice, for both security and performance reasons.

📔 🖪 😫 📮 🤤 😒										
🗄 Options 🛛 🔖 Multiprocess 🖵 🗖	📄 Utilizat	ion Repor		Timing Re	eport - R	🛙	»2			
Project: quickstart		itical Hold (m ock Frequen		<u>q Paths</u>						
Implementation: impl_1			Crit	ical Setup	(max) Ti	iming P	aths			1
 Design Preparation 			Pat	h			D	elay (ns)		
Advanced Design Preparation	Pati Id	¹ From		То	Clock Grou		Required	Arrival	Slack	
Place and Route	<u>s0</u>	ina[3] _ipin	rega_n	and_ret_3	cika	1	02.523	4.348	+98.175	
Timing Analysis										'
Bitstream Generation			Сг	ritical Hold	l (min) Ti	ming P	aths			ן
FPGA Download		Path Delay (ns)					;)			
	Path Id	Fron	n	То		Clock / Group	Require	d Arriva	I Slack	
	<u>h0</u>	regb_nand2	2_ret_1	regb_nand	3_ret_1	clka	1.382	1.656	+0.274	ŧ

Figure 1: HTML Report Browser Screenshot, with Toolbar Button Locations Circled in Red

Table 1: HTML Report Browser Toolbar Buttons

lcon	Action	Description
¢	Back	Returns to the last HTML location viewed.
⇔	Forward	Returns to the HTML location viewed before the Back button was selected. (The Forward button remains disabled until the Back button has been pressed.)
Ŷ	Refresh	Refreshes the displayed HTML report to show the current contents of the report file on disk.

Text Editor

Reports, source files, and scripts open in the text editor. The text editor supports typical editing functions, such as insert, delete, copy, cut, and paste.

📄 quickstart.vma 🔀 📄 quickstart_utiliz р	
1module quickstart (~
2 clka,	
3 clkb,	
4 ina,	
5 inb1,	
6 inb2,	
7 z0	
8);	
9 input clka ;	
10 input clkb ;	
11input [3:0] ina ;	
12 input [3:0] inb1 ;	
13 input [3:0] inb2 ;	
14output zO ;	
15wire clka ;	
16wire clkb ;	
17wire zO ;	
18wire [3:0] ina_c;	
19wire [3:0] inb1_c;	
20wire [3:0] inb2_c;	
21wire VCC ;	
22wire GND ;	
23 wire selb ;	~
	>

Figure 2: Screenshot of the default Text Editor

VCD Waveform Editor

The VCD Waveform Editor does not allow the user to edit a VCD file, it only allows viewing. But since it resides in the same location in the GUI as all the other Editors (see page 25), and it opens whenever the user selects a VCD file, we'll think of it as an editor in read-only mode.

The waveform viewer allows the user to examine VCD output in a familiar waveform visualization, displaying how signals change values over time. It is typically used to examine the VCD output that gets generated when Running the Snapshot Debugger (see page 314). (See also: Snapshot Debugger View (see page 159))

As with familiar waveform editors, the user will be able to manipulate the placement of a Marker (here, a pink vertical line) with the mouse in the graphical waveform area, so that they can see the value of all signals at the same instant of time. The user will also be able to re-order the signals (move an individual signal vertically amongst its peers) and hide/show individual signals. If necessary, signals may be duplicated in the display so that they can be displayed adjacent to multiple peers for ease of value comparisons. It is, of course, possible to change the zoom level of the graphical waveform area if desired.

For each VCD file, the editor will remember signal name ordering, panel sizes, zoom level, and the sample offset between file loads. These will be remembered between Snapshot captures within a single session, as well as between ACE sessions.

Note

In addition to the graphical waveform view, the user may view the raw text content of the VCD file. To do so, select the **File Preview** tab at the bottom of the VCD Waveform Editor. To see the graphical waveform representation again, select the **Waveform** tab at the bottom of the VCD Waveform Editor.

Note

None of the actions available in the VCD Waveform Editor will change the content stored in the VCD file.

		୍ାଇରା ର୍ର୍ଏ
Name	Value 🔺	
snapshot_clock	1 =	
snapshot_pre_store		
•– run	0	
- counter_rstn	1	
- report	1	
≡ val_idx[2:0]	3	
•– val_idx[2]	0	
•– val_idx[1]	1	
•– val_idx[0]	1	
≡ nw_val[14:0]	0004	
• nw_val[14]	0	
• nw_val[13]	0	
- nw_val[12]	0	
- nw_val[11]	0	
	n *	
Move Up	Add	Left: 0024371200 ps Show Ticks Right: 0025874432 ps
Move Down	Remove	Marker: 0025120768 ps Cursor: 0024371200 ps



Option	Description				
Signal Value Table					
Signal Name	The name of the signal as stored in the VCD file.				
Value	The value of the signal at the Marker's indicated point in time.				

Option	Description
Waveform 1	Timing Info
Left	The time (in ps or tk) indicated by the left edge of the viewable waveform area.
Right	The time (in ps or tk) indicated by the right edge of the viewable waveform area.
Marker	The time (in ps or tk) indicated by the vertical Marker line (in pink, by default) shown in the viewable waveform area.
Cursor	The time (in ps or tk) indicated by the current (or last relevant) mouse cursor position over the viewable waveform area.

Note about Cursor values

When the mouse moves away from the waveform area, the last position is retained by the Cursor value. This ps or tk value will not change until the mouse cursor is again over the waveform, even if the view is scrolled or the zoom factor is changed.

Table 3: VCD Waveform Editor Icons



Table 4: VCD Waveform Editor Buttons

lcon	Action	Description						
Signa	Signal Value Table Buttons							
	Move Up	Moves the currently-selected signals (or buses) one row higher in the table and the waveform area. Signals may also be dragged vertically to new locations with the mouse.						
	Move Down	Moves the currently-selected signals (or buses) one row lower in the table and the waveform area. Signals may also be dragged vertically to new locations with the mouse.						
	Add	Opens the Add Signals to Waveform Viewer Dialog (see page 165), which allows previously removed (hidden) signals to be displayed, and allows already-visible signals to be added to the signal list multiple times. (A signal could be duplicated and shown adjacent to multiple associated signals.)						
	Remove	Hides the currently selected signal (or bus), temporarily removing it from the table and the waveform area. The hidden signal/bus may be shown again via the Add button.						

ACE User Guide (UG070)

lcon	Action	Description					
Wave	Waveform Buttons						
 ¢	Move Marker to Previous Edge	Moves the vertical pink Marker line in the waveform area to the previous edge for the signal/bus which is currently selected in the signal value table. (Disabled when no signal is selected in the table.)					
¢	Move Marker to Next Edge	Moves the vertical pink Marker line in the waveform area to the next edge for the signal/bus which is currently selected in the signal value table. (Disabled when no signal is selected in the table.)					
Ð,	Zoom In	Increases the zoom factor in the waveform area, increasing the visible level of detail.					
Q	Zoom Out	Decreases the zoom factor in the waveform area, decreasing the visible level of detail.					
Q	Zoom to Marker Position	Without changing the zoom factor, scrolls the waveform area horizontally to make the marker visible.					
	Show Ticks / Show Times	Toggles the Waveform Timing Info (Left, Right, Marker, and Cursor) between displaying values in Ticks (tk) or Times (ps).					

Speedster16t BRAM Configuration Editor


The Speedster16t BRAM Configuration Editor provides a simplified graphical wizard for creating a BRAM configuration. This editor allows the user to generate the required design files for the configured BRAM. See Creating an IP Configuration (see page 288).

By default, the BRAM Configuration Editor is included in the P Configuration perspective (**Window -> Open Perspective -> IP Configuration**). The BRAM configuration information fits into a single page, unlike more complicated IP editors.

Once the user has configured the BRAM to meet their requirements, and the BRAM Configuration Editor has determined that there are no errors in the configuration, the user may choose to generate their IP design files (see Generating the IP Design Files (see page 290)).

IP Diagram

The IP Diagram View for the BRAM shows live information about the current configuration in the Editor, including which inputs and outputs are currently active.



Speedster16t BRAM Overview Page

This page contains the top-level, global properties that govern the structure and base configuration of the BRAM wrapper.

🏶 ne	w_16t_	bram.ac	dp 🛛		
	Ove This	erview page co	ontains the to	St BRAM p-level, global properties that govern onfiguration of the BRAM wrapper.	
\checkmark	Targe	t Device	AC16tSC01H	101 C	-
\checkmark	BRAM	1 Туре	Simple Dual	Port	•
	Port	Α			
	~	Port A C	Configuration	Write	-
	~	Data Wi	dth	20	
	V	Address	Depth	16384	•
	~	Write M	lode	No Change	-
	~	Clock P	olarity	Rising Edge	•
	~	🔽 Port	Enable Active	-High	
	~	🗸 Outp	out Latch Rese	t Active-High	
	~	Outp	out Register En	abled	
		Outpu	ıt Register		
		~	Clock Enable P	riority rstreg	-
		~	Ø Output Regi	ister Reset Active-High	
	⊂ Port	В			
	~	Port B C	Configuration	Read	-
	~	Data Wi	dth	20	•
		Address	Depth	16384	
	V	Write M	lode	No Change	-
	~	Clock P	olarity	Rising Edge	•
	~	V Port	Enable Active	-High	
	~	🔽 Outp	out Latch Rese	t Active-High	
	V	🔽 Outp	out Register En	abled	
		-	ıt Register		
		V	Clock Enable P	riority rstreg	•
		~ [🖉 Output Reg	ister Reset Active-High	
?		Ger	nerate	<< Back Next >>	
Confi	guratio	n File P	review		

Table 5: BRAM Overview Page Options

Option	Description		
Farget Device	The Speedster16t device to be targeted by this BRAM.		
3RAM Type	There are two types of BRAM in the Speedster16t library: BRAMSDP (simple dual port) and BRAMTDP (true dual port). Simple dual-port memories have one write and one read port and can optionally suppor ECC. True dual-port memories have two read/write ports.		
Port A			
Port A Configuration	BRAMs can be configured for read, write, or read/write capability independently on both port A and B sides of the BRAM.		
Data Width	Port A side write and read port data width. Currently, only the following ratios are supported: port A data width of 1:2n or 2n:1 with respect to port B data width. The max ratio is 1:32 or 32:1. This field imposes limitations on the port B side data width and address depth.		
Address Depth	Port A side address depth is the total number of data words accessible via port A. This field imposes limitations on the port B side data width and address depth. The port B data width must be a valid integer ratio of the port A data width		
Write Mode	The write mode can be set to No Change in order to keep the read port value constant until the next read. It can be set to Write First to allow the write data to be seen on the read port before the next read.		
Clock Polarity	The write port clock polarity can be set to use either rising-edge or falling-edge assignment.		
Port Enable Active-High	When this setting is enabled, the port enable pea(peb) is active-high. Otherwise, the port enable is active- low.		
Output Latch Reset Active- High	When this setting is enabled, the output latch has an active-high synchronous reset. Otherwise, the outpu latch reset is active-low.		
Output Register Enabled	When the Output Register is enabled, there is an additional cycle of latency for each read operation.		
Output Register			
Clock Enable Priority	The Clock Enable Priority defines the priority of the outregcea(outregceb) clock enable input relative to the rstrega(rstregb) reset input during an assertion of the rstrega(rstregb) signal on the output register of port A(B). Setting porta_regce_priority(portb_regce_priority) to "rstreg" allows the port A(B) output register to be set/reset at the next active edge of the port A(B) clock without requiring a specific value on the outregcea (outregceb) output register clock enable input. Setting porta_regce_priority (portb_regce_priority) to "regce_priority (portb_regce_outregceb) output register clock enable input. Setting porta_regce_priority (portb_regce_priority) to "regce" requires that the outregcea(outregceb) output register clock enable input is high for the output register set/reset operation to occur at the nextnactive edge of the port A(B) clock.		

ACE User Guide (UG070)

Option	Description
Output Register Reset Active- High	When this setting is enabled, the output register has an active-high synchronous reset. Otherwise, the output register reset is active-low.
ort B	
Port B Configuration	BRAMs can be configured for read, write, or read/write capability independently on both port A and B sides of the BRAM.
Data Width	Port B side write and read port data width. Currently, only the following ratios are supported: port A data width ratio of 1:2n or 2n:1 with respect to port B data width. The max ratio is 1:32 or 32:1. This field is limited by the port A side data width and address depth.
Write Mode	The write mode can be set to No Change in order to keep the read port value constant until the next read It can be set to Write First to allow the write data to be seen on the read port before the next read.
Clock Polarity	The write port clock polarity can be set to use either rising or falling-edge assignment.
Port Enable Active-High	When this is enabled, the port enable pea(peb) is active-high. Otherwise, the port enable is active-low.
Output Latch Reset Active- High	When this is enabled, the output latch has an active-high synchronous reset. Otherwise, the output latch reset is active-low.
Output Register Enabled	When the Output Register is enabled, there is an additional cycle of latency for each read operation.
utput Register	
Clock Enable Priority	The Clock Enable Priority defines the priority of the outregcea(outregceb) clock enable input relative to the rstrega(rstregb) reset input during an assertion of the rstrega(rstregb) signal on the output register of port A(B). Setting porta_regce_priority(portb_regce_priority) to "rstreg" allows the port A(B) output register to be set/reset at the next active edge of the port A(B) clock without requiring a specific value on the outregcea (outregceb) output register clock enable input. Setting porta_regce_priority (portb_regce_priority) to "regce" requires that the outregcea(outregceb) output register clock enable input. Setting porta_regce_priority (portb_regce_priority) to "regce" requires that the outregcea(outregceb) output register clock enable input is high for the output register set/reset operation to occur at the nextnactive edge of the port A(B) clock.
Output Register Reset Active-	When this is enabled, the output register has an active-high synchronous reset. Otherwise, the output register reset is active-low.

High

Speedster16t DSP64 DSP Chain Configuration Editor


The Speedster16t DSP64 DSP Chain Configuration Editor provides a simplified graphical wizard for creating a DSP Chain configuration. This editor allows the user to generate the required design files for DSP Chain configuration. See Creating an IP Configuration (see page 288).

By default, the DSP Chain Configuration Editor is included in the PC Configuration perspective (**Window -> Open Perspective -> IP Configuration**).

Once the user has configured the DSP Chain to meet their requirements, and the DSP Chain Configuration Editor has determined that there are no errors in the configuration, the user may choose to generate their IP design files (see Generating the IP Design Files (see page 290)).

IP Diagram

The IP Diagram View Module tab for the DSP Chain shows live information about the current configuration in the Editor, including which inputs and outputs are currently active.



Speedster16t DSP Chain Overview Page

This page contains the top-level, global properties that govern the structure and base configuration of the DSP Chain.

new_16t_dsp.acxip 🔀				
Speedster16t C Overview This page contains the top-level configuration of the DSP Chain.		he structure and base		
✓ Target Device	AC16tSC01HI01C			•
✓ Number of DSP Blocks in the Chain	2			•
Register Delay Settings				
🛷 📃 Enable 18-bit Data Input A	A Register			=
🛷 📃 Enable 27-bit Data Input E	Register			
🛷 🔲 Enable 3-bit Register File /	Address Input Register			
🛷 📃 Enable Reverse Data Casca	ade Bus Input Register			
💉 📃 Enable Forward Data Case	ade Bus Input Register			
💉 📃 Enable Pre-Adder Output	Register			
🖋 📃 Enable Add/Sub A Input F	Register			
💉 📃 Enable Subtract Input Reg	ister			
💉 📃 Enable Carry In Input Regi	ster			
💉 📃 Enable Load Input Registe	r			
💉 📃 Enable Round Input Regis	ter			
💉 📃 Enable Mshift Input Regis	ter			
💉 📃 Enable Multiplier Output	Register			
💉 📃 Enable Data Out Output R	egister			
💉 📃 Enable Positive Overflow	Output Register			
💉 📃 Enable Negative Overflow	Output Register			
💉 📃 Enable Match Output Reg	ister			
💉 📃 Enable Carry Out Output	Register			
💉 📃 Enable Forward Data Case	ade Bus Output Register			
 Register Initialization 				
0		Generate	<< Back	Next >>
Configuration File Preview				

Figure 3: Screenshot of (the top of) the Speedster16t DSP Chain Overview Page

Table 6: DSP64 Overview Page Options

Option	Description
Target Device	The Speedster16t device to be targeted by this DSP.
Number of DSP Blocks in the Chain	Number of DSP Blocks in the Chain; allowed range is 1 to 64.
Register Delay S	Settings
Enable 18- bit Data Input A Register	The a_del parameter defines if the Data A Input Register is used or bypassed.
Enable 27- bit Data Input B Register	The b_del parameter defines if the Data B Input Register is used or bypassed.
Enable 3-bit Register File Address Input Register	The regaddr_del parameter defines if the Register File Address Input Register is used or bypassed.
Enable Reverse Data Cascade Bus Input Register	The revi_casc_del parameter defines if the Reverse Data Cascade Bus Input Register is used or bypassed.
Enable Forward Data Cascade Bus Input Register	The fwdi_casc_del parameter defines if the Forward Data Cascade Bus Input Register is used or bypassed.
Enable Pre- Adder Output Register	The preadd_del parameter defines if the Pre-Adder Output Register is used or bypassed.
Enable Add /Sub A Input Register	The addsub_areg_del parameter defines if the Add/Sub A Input Register is used or bypassed.

Option	Description
Enable Subtract Input Register	The sub_del parameter defines if the Subtract Input Register is used or bypassed.
Enable Carry In Input Register	The cin_del parameter defines if the Carry In Input Register is used or bypassed.
Enable Load Input Register	The load_del parameter defines if the Load Input Register is used or bypassed.
Enable Round Input Register	The rnd_del parameter defines if the Round Input Register is used or bypassed.
Enable Mshift Input Register	The mshift_del parameter defines if the Mshift Input Register is used or bypassed.
Enable Multiplier Output Register	The multout_del parameter defines if the Multiplier Output Register is used or bypassed.
Enable Data Out Output Register	The dout_del parameter defines if the Data Out Output Register is used or bypassed.
Enable Positive Overflow Output Register	The over_pos_del parameter defines if the Positive Overflow Output Register is used or bypassed.
Enable Negative Overflow Output Register	The over_neg_del parameter defines if the Negative Overflow Output Register is used or bypassed.
Enable Match Output Register	The match_del parameter defines if the Match Output Register is used or bypassed.
Enable Carry Out	

Option	Description
Output Register	The cout_del parameter defines if the Carry Out Output Register is used or bypassed.
Enable Forward Data Cascade Bus Output Register	The fwdo_casc_del parameter defines if the Forward Data Cascade Bus Output Register is used or bypassed.

18-bit Data Input A (hex)	The init_a parameter defines the power-up default value of the 18-bit Data Input A Input Register for DSP; allowed range is 0 to 3ffff.	
27-bit Data Input B (hex)	The init_b parameter defines the power-up default value of the 27-bit Data Input B Input Register for DSP; allowed range is 0 to 7ffffff.	
Subtract Input	The init_sub parameter defines the power-up default value of the 1-bit Subtract Input Register for DSP; allowed range is 0 to 1.	
Carry In Input	The init_cin parameter defines the power-up default value of the Carry In Input Register for DSP; allowed range is 0 to 1.	
Load Input	The init_load parameter defines the power-up default value of the Load Input Register for DSP; allowed range is 0 to 1.	
Round Input	The init_rnd parameter defines the power-up default value of the Round Input Register for DSP; allowed range is 0 to 1.	
Mshift Input	The init_mshift parameter defines the power-up default value of the Mshift Input Register for DSP; allowed range is 0 to 1.	
Data Out Output (hex)	The init_dout parameter defines the power-up default value of the 64-bit Data Out Output Register for DSP; allowed range is 0 to fffffffffffffffff.	
Carry Out Output	The init_cout parameter defines the power-up default value of the Carry Out Output Register for DSP; allowed range is 0 to 1.	
Register Reset \	Register Reset Values	
18-bit Data Input A (hex)	The rst_value_a parameter defines the value assigned to the 18-bit Data Input A Input Register when the rstn_a input is asserted and there is a rising edge of the clock for DSP 0; allowed range is 0 to 3ffff.	

40

Option	Description
27-bit Data Input B (hex)	The rst_value_b parameter defines the value assigned to the 27-bit Data Input B Input Register when the rstn_b input is asserted and there is a rising edge of the clock for DSP 0; allowed range is 0 to 7ffffff.
Subtract Input	The rst_value_sub parameter defines the value assigned to the Subtract Input Register when the rstn_su input is asserted and there is a rising edge of the clock for DSP 0; allowed range is 0 to 1.
Carry In Input	The rst_value_cin parameter defines the value assigned to the Carry In Input Register when the rstn_cin input is asserted and there is a rising edge of the clock for DSP 0; allowed range is 0 to 1.
Load Input	The rst_value_load parameter defines the value assigned to the Load Input Register when the rstn_load input is asserted and there is a rising edge of the clock for DSP 0; allowed range is 0 to 1.
Round Input	The rst_value_rnd parameter defines the value assigned to the Round Input Register when the rstn_rnd input is asserted and there is a rising edge of the clock for DSP 0; allowed range is 0 to 1.
Mshift Input	The rst_value_mshift parameter defines the value assigned to the Mshift Input Register when the rstn_mshift input is asserted and there is a rising edge of the clock for DSP 0; allowed range is 0 to 1.
Data Out Output (hex)	The rst_value_dout parameter defines the value assigned to the 64-bit Data Out Output Register when the rstn_dout input is asserted and there is a rising edge of the clock for DSP 0; allowed range is 0 to ffffffffffffffff.
Carry Out Output	The rst_value_cout parameter defines the value assigned to the Carry Out Output Register when the rstn_dout input is asserted and there is a rising edge of the clock for DSP 0; allowed range is 0 to 1.
gister Reset F	Priority
	The regce priority a parameter defines the priority of the ce a clock enable input relative to the rstn a

18-bit Data Input A	The regce_priority_a parameter defines the priority of the ce_a clock enable input relative to the rstn_a reset input during an assertion of the rstn_a reset input on the Data Input A Input Register. Setting regce_priority_a to "rstreg" allows the Data Input A Input Register to be set/reset at the next rising edge of the clock without requiring the ce_a clock enable input to be active. Setting regce_priority_a to "regce" requires that the ce_a clock enable input is high for the reset operation to occur at the next rising edge of the clock.
27-bit Data Input B	The regce_priority_b parameter defines the priority of the ce_b clock enable input relative to the rstn_b reset input during an assertion of the rstn_b reset input on the Data Input B Input Register. Setting regce_priority_b to "rstreg" allows the Data Input B Input Register to be set/reset at the next rising edge of the clock without requiring the ce_b clock enable input to be active. Setting regce_priority_b to "regce" requires that the ce_b clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Subtract Input	The regce_priority_sub parameter defines the priority of the ce_addsub clock enable input relative to the rstn_addsub reset input during an assertion of the rstn_addsub reset input on the Sub Input Register. Setting regce_priority_sub to "rstreg" allows the Sub Input Register to be set/reset at the next rising edge of the clock without requiring the ce_addsub clock enable input to be active. Setting regce_priority_sub to "regce" requires that the ce_addsub clock enable input is high for the reset operation to occur at the next rising edge of the clock.

Option	Description
Carry In Input	The regce_priority_cin parameter defines the priority of the ce_addsub clock enable input relative to the rstn_addsub reset input during an assertion of the rstn_addsub reset input on the Cin Input Register. Setting regce_priority_cin to "rstreg" allows the Cin Input Register to be set/reset at the next rising edge of the clock without requiring the ce_addsub clock enable input to be active. Setting regce_priority_cin to "regce" requires that the ce_addsub clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Load Input	The regce_priority_load parameter defines the priority of the ce_addsub clock enable input relative to the rstn_addsub reset input during an assertion of the rstn_addsub reset input on the Load Input Register. Setting regce_priority_load to "rstreg" allows the Load Input Register to be set/reset at the next rising edge of the clock without requiring the ce_addsub clock enable input to be active. Setting regce_priority_load to "regce" requires that the ce_addsub clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Round Input	The regce_priority_rnd parameter defines the priority of the ce_addsub clock enable input relative to the rstn_addsub reset input during an assertion of the rstn_addsub reset input on the Round Input Register. Setting regce_priority_rnd to "rstreg" allows the Round Input Register to be set/reset at the next rising ed of the clock without requiring the ce_addsub clock enable input to be active. Setting regce_priority_rnd to "regce" requires that the ce_addsub clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Mshift Input	The regce_priority_mshift parameter defines the priority of the ce_addsub clock enable input relative to the rstn_addsub reset input during an assertion of the rstn_addsub reset input on the Mshift Input Register. Setting regce_priority_mshift to "rstreg" allows the Mshift Input Register to be set/reset at the next rising edge of the clock without requiring the ce_addsub clock enable input to be active. Setting regce_priority_mshift to "regce" requires that the ce_addsub clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Data Out Output	The regce_priority_dout parameter defines the priority of the ce_dout clock enable input relative to the rstn_dout reset input during an assertion of the rstn_dout reset input on the Dout Output Register and the Carry Out Output Register. Setting regce_priority_dout to "rstreg" allows the Dout Output Register and the Carry Out Output Register to be set/reset at the next rising edge of the clock without requiring the ce_dout clock enable input to be active. Setting regce_priority_dout to "regce" requires that the ce_dout clock enable input is high for the reset operation to occur at the next rising edge of the clock.

Pre-Adder Mode	The 2-bit preadd_mode parameter defines the functionality of the Pre-Adder: 2'b00 - Data input a plus data input b. 2'b01 - Data input a minus data input b. 2'b10 - Data input b minus data input a. Note that the pre-adder operates on two 27-bit inputs and produces a 27-bit result. If full 27-bit resolution of the output is required, the user should limit the dynamic range of the inputs to 26 bits and sign-extend into the 27-th bit to prevent an overflow condition at the output of the pre-adder.
Pre-Adder B Input	The 2-bit sel_fwd_preadd parameter defines what is routed to the B input of the preadder: 2'b00 - 27'h0 2'b01 - fwdi_casc[26:0] 2'b10 - Data input b[26:0]
Pre-Adder A Input	The 2-bit sel_rev_preadd parameter defines what is routed to the A input of the preadder: 2'b00 - 27'h0. 2'b01 - revi_casc[26:0]. 2'b10 - Data input a[17:0] sign extended to 27 bits.

Option	Description
Reverse Data Cascade Bus Input	The sel_revi_casc parameter defines what is routed to the input of the Reverse Data Cascade Bus delay register: 1'b0 - revi_casc is routed to the Reverse Data Cascade Bus delay register input. 1'b1 - fwdo_casc of the current DSP64 block is routed to the Reverse Data Cascade Bus delay register input. This parameter is usually set to 1'b0 to select the revi_casc data input. If the current DSP64 block is the middle stage of a symmetric FIR filter, where the Forward Data Cascade Bus must be looped back to the Reverse Data Cascade Bus, this parameter must be set to 1'b1.
Multiplier A Input	The 2-bit sel_mult_a parameter defines what is routed to the A input of the multiplier: 2'b00 - Data input a [17:0] sign extended to 19 bits: {a[17],a[17:0]}. 2'b01 - Pre-Adder output [18:0]. 2'b10 - Register File output [18:0]. 2'b11 - Unsigned Data input a[17:0]: {1'b0,a[17:0]}.
Multiplier B Input	The 2-bit sel_mult_b parameter defines what is routed to the B input of the multiplier: 2'b00 - Data input b [26:0]. 2'b01 - fwdi_casc[26:0]. 2'b10 - Pre-Adder output [26:0]. 2'b11 - Register File output [26:0].
Bypass Add /Sub Block	The addsub_bypass parameter defines if the Add/Sub block is used or bypassed. Unchecking this option allows the Add/Sub block to be used, while setting checking this option bypasses the Add/Sub block by connecting the A input of the Add/Sub block to the input of the Dout output register.
Add/Sub Block A Input	The 2-bit sel_addsub_a parameter defines what is routed to the input of the Add/Sub block's A input: 2'b00 - Multiplier output sign extended to 64 bits. 2'b01 - Multiplier output arithmetically shifted 18 bits to the left. 2'b10 - 64-bit sign extension of the concatenation of the reg_addr, a and b inputs: sext{reg_addr[2:0],a[17: 0],b[26:0]}. 2'11 - 64-bit fwdi_dout input from the DSP64 block below the current block.
Add/Sub Block B Input	The sel_addsub_b parameter defines what is routed to the input of the Add/Sub block's B input: 1'b0 - Registered DSP64 output Dout[63:0]. 1'b1 - 64-bit fwdi_dout input from the DSP64 block below the current block. Note that the 64-bit value selected by the sel_addsub_b input is conditionally shifted seventeen bits to the right by the mshift input before it is routed to the B input of the Add/Sub block.
Add/Sub Block Carry In Input	The sel_cin parameter defines what is routed to the Carry-In input of the Add/Sub block: 1'b0 - cin input is routed to the Add/Sub block cin input. 1'b1 - fwdi_cin is routed to the Add/Sub block cin input. This parameter selects either the cin input of this DSP64 block or the carry out output of the DSP64 block below the current block.
Dout Output	The 2-bit sel_dout parameter defines what is routed to the 45-bit dout output: 2'b00 - Add/Sub[44:0]. 2'b01 - Upper 32 bits of Add/Sub output: {13'h0,Add/Sub[63:32]}. 2'b10 - Bottom 32 bits of Add/Sub block above the current DSP64 block: {13'h0,revi_dout[31:0]}.
Enable 48- bit Output Mode	The sel_48_dout parameter expands the dout precision from 45 to 48 bits by reallocating the over_pos, over_neg, and match outputs as dout[48] through dout[46]: Unchecked (1'b0) - over_pos output isused as positive overflow output over_neg output is used as negative overflow output match output is used as pattern match output cout output is used as a carry for a 64-bit Add/Sub/Rnd/Sat word. 1'b1 - over_pos output issued as dout[47] over_neg output is used as dout[46] match output is used as dout[45] cout output is used as a carry for a 64-bit Add/Sub/Rnd/Sat word. 1'b1 - over_pos output is used as a carry for a 64-bit Add/Sub/Rnd/Sat word. 1'b1 - over_pos output is used as a carry for a 48-bit Add/Sub/Rnd/Sat word. This parameter also redefines the cout output to generate the carry signal on a 48th bit of the Add/Sub/Rnd/Sat block so that pairs of DSP64 blocks may be used as a 48-bit slices of adders or subtractors.
Forward Accumulator Cascade Bus Output	The 2-bit sel_fwdo_dout parameter defines what is routed to the Forward Accumulator Cascade Bus (fwdo_dout) output: 2'b00 - 64-bit unregistered Add/Sub block output. 2'b01 - 64-bit registered Add/Sub block output. 2'b10 - 64-bit fwdi_dout input.

Option	Description
Forward Accumulator Cascade Bus Carry Out	The sel_fwdo_cout parameter defines what is routed to the fwdo_cout output that is connected to the next DSP64 block's fwdi_cin input: 1'b0 - cout from Add/Sub/Rnd/Sat block routed to fwdo_cout 1'b1 - fwdi_cout input is routed to fwdo_cout

Rounding and Saturation Mode Settings

Add/Sub Block Rounding Mode	The 3-bit round_mode parameter defines the functionality of the rounding unit within the Add/Sub block: 3'b000 - No rounding. 3'b001 - Round towards nearest integer. 3'b010 - Round towards zero. 3'b011 - Round towards infinity. 3'b100 - Round towards plus infinity, Round towards nearest even, Round towards nearest odd, or Round half down. 3'b101 - Round half away from zero. 3'b110 - Round half up. 3'b111 - Round half towards zero. See the Rounding section in the Macro Cell Library User Guide for a complete description of the rounding modes. Note that this parameter must be used in conjuction with the use of the match_pattern, match_mask, and round_const parameters.
64-bit Add /Sub Block Rounding Offset Constant (hex)	The 64-bit round_const parameter defines offset to be added to the output of the Add/Sub block if a rounding operation is to be performed. Please refer to the Rounding section of the Macro Cell Library Users Guide for a detailed description of the rounding function.; allowed range is 0 to fffffffffffffffff.
6-bit Add /Sub Block Saturation Mode (hex)	The 6-bit sat_mode parameter defines the saturation mode of the Add/Sub block. The default value of 6'h0 disables saturation and directly passes the Add/Sub output to the dout pins. A non-zero value of the sat_mode parameter selects the most significant bit of where saturation is detected to allow saturation of data paths less than the full 64-bit resolution of the Add/Sub block. See the Saturation section of the Macro Cell Library Users Guide for further details.; allowed range is 0 to 3f.

Add/Sub Settings

Use fwdi_match in Add/Sub Block Match Comparison	The use_match_in parameter is used to allow the pattern match function to be across multiple DSP64 blocks. Setting use_match_in to 1'b1 requires the previous DSP64 blocks fwdo_match output to be high when evaluating the match function. Leaving the use_match_in parameter at its default value of 1'b0 performs the match function only within the current DSP64 block.
64-bit Add /Sub Block Match Pattern (hex)	The 64-bit match_pattern parameter defines the data pattern that should be used to compare against the output of the Add/Sub block when performing match detection.; allowed range is 0 to ffffffffffffffffffffffffffffffffff
64-bit Add /Sub Block Match Pattern Mask (hex)	The 64-bit match_mask parameter defines which of the 64 bits at the output of the Add/Sub block should be used in the match detection operation. The match detection will compare each bit position that contains a high bit in the match_mask parameter. The bit positions in the match_mask parameter that are set to zero will not be used in the match function.; allowed range is 0 to ffffffffffffffffffffffffffffffffff

C	Option	Description
/S Lo Co	4-bit Add Sub Block oad onstant nex)	The 64-bit load_const parameter defines what is loaded into the B side of the Add/Sub block if the load input is asserted. To load only the A side into the Add/Sub block, this parameter should be set to 64'h0.; allowed range is 0 to ffffffffffffffffffffffffffffffffff

Register File Settings

27-bit Register File Entry 0 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.	
27-bit Register File Entry 1 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.	
27-bit Register File Entry 2 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.	
27-bit Register File Entry 3 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.	
27-bit Register File Entry 4 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.	
27-bit Register File Entry 5 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.	
27-bit Register File Entry 6 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.	
27-bit Register File Entry 7 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.	

Speedster16t DSP Chain DSP Block Pages

These pages contain the custom DSP block settings for each DSP block.

new_dsp64_1.acxip ⊠ Speedster16t DSP64 DSP Block 1 This page contains the custom DSP block settings for DSP b	lock 1		
Enable Custom DSP Settings			
Register Delay Settings			
🖋 📃 Enable 18-bit Data Input A Register			
🖋 📃 Enable 27-bit Data Input B Register			
🖋 📃 Enable 3-bit Register File Address Input Register			
🖋 🗌 Enable Reverse Data Cascade Bus Input Register			
🖋 📃 Enable Forward Data Cascade Bus Input Register			
🖋 🗌 Enable Pre-Adder Output Register			
🖋 🗌 Enable Add/Sub A Input Register			
🖋 🗌 Enable Subtract Input Register			
🖋 🗌 Enable Carry In Input Register			
🖋 🗌 Enable Load Input Register			
< 🗌 Enable Round Input Register			
🖋 🗌 Enable Mshift Input Register			
🖋 🗌 Enable Multiplier Output Register			
🖋 🗌 Enable Data Out Output Register			
🖌 🗌 Enable Positive Overflow Output Register			
✓ ☐ Enable Negative Overflow Output Register			
🖌 🗌 Enable Match Output Register			
🖌 🗌 Enable Carry Out Output Register			
🖋 📃 Enable Forward Data Cascade Bus Output Register			
Register Initialization			
	Generate	<< Back	Next >>
iguration File Preview			

Figure 4: Example Screenshot of Speedster16t DSP64 DSP Chain DSP Block N Page (Top of Block 1 Page Shown)

Table 7: Speedster16t DSP64 DSP Chain DSP Block N Page Options

Option	Description		
Enable Custom DSP Settings	This checkbox allows the user to enable custom configuration of this DSP block, overriding the base DSP settings on the Overview Page.		
Register Delay S	Register Delay Settings		
Enable 18- bit Data Input A Register	The a_del parameter defines if the Data A Input Register is used or bypassed.		
Enable 27- bit Data Input B Register	The b_del parameter defines if the Data B Input Register is used or bypassed.		
Enable 3-bit Register File Address Input Register	The regaddr_del parameter defines if the Register File Address Input Register is used or bypassed.		
Enable Reverse Data Cascade Bus Input Register	The revi_casc_del parameter defines if the Reverse Data Cascade Bus Input Register is used or bypassed.		
Enable Forward Data Cascade Bus Input Register	The fwdi_casc_del parameter defines if the Forward Data Cascade Bus Input Register is used or bypassed.		
Enable Pre- Adder Output Register	The preadd_del parameter defines if the Pre-Adder Output Register is used or bypassed.		
Enable Add /Sub A Input Register	The addsub_areg_del parameter defines if the Add/Sub A Input Register is used or bypassed.		

Option	Description
Enable Subtract Input Register	The sub_del parameter defines if the Subtract Input Register is used or bypassed.
Enable Carry In Input Register	The cin_del parameter defines if the Carry In Input Register is used or bypassed.
Enable Load Input Register	The load_del parameter defines if the Load Input Register is used or bypassed.
Enable Round Input Register	The rnd_del parameter defines if the Round Input Register is used or bypassed.
Enable Mshift Input Register	The mshift_del parameter defines if the Mshift Input Register is used or bypassed.
Enable Multiplier Output Register	The multout_del parameter defines if the Multiplier Output Register is used or bypassed.
Enable Data Out Output Register	The dout_del parameter defines if the Data Out Output Register is used or bypassed.
Enable Positive Overflow Output Register	The over_pos_del parameter defines if the Positive Overflow Output Register is used or bypassed.
Enable Negative Overflow Output Register	The over_neg_del parameter defines if the Negative Overflow Output Register is used or bypassed.
Enable Match Output Register	The match_del parameter defines if the Match Output Register is used or bypassed.
Enable Carry Out	

Option	Description
Output Register	The cout_del parameter defines if the Carry Out Output Register is used or bypassed.
Enable Forward Data Cascade Bus Output Register	The fwdo_casc_del parameter defines if the Forward Data Cascade Bus Output Register is used or bypassed.
Register Initializ	ation
18-bit Data Input A (hex)	The init_a parameter defines the power-up default value of the 18-bit Data Input A Input Register for DSP 0; allowed range is 0 to 3ffff.
27-bit Data Input B (hex)	The init_b parameter defines the power-up default value of the 27-bit Data Input B Input Register for DSP 0; allowed range is 0 to 7ffffff.
Subtract Input	The init_sub parameter defines the power-up default value of the 1-bit Subtract Input Register for DSP 0; allowed range is 0 to 1.
Carry In Input	The init_cin parameter defines the power-up default value of the Carry In Input Register for DSP 0; allowed range is 0 to 1.
Load Input	The init_load parameter defines the power-up default value of the Load Input Register for DSP 0; allowed range is 0 to 1.
Round Input	The init_rnd parameter defines the power-up default value of the Round Input Register for DSP 0; allowed range is 0 to 1.
Mshift Input	The init_mshift parameter defines the power-up default value of the Mshift Input Register for DSP 0; allowed range is 0 to 1.
Data Out Output (hex)	The init_dout parameter defines the power-up default value of the 64-bit Data Out Output Register for DSP 0; allowed range is 0 to fffffffffffffffff.
Carry Out Output	The init_cout parameter defines the power-up default value of the Carry Out Output Register for DSP 0; allowed range is 0 to 1.
Register Reset V	/alues
18-bit Data Input A (hex)	The rst_value_a parameter defines the value assigned to the 18-bit Data Input A Input Register when the rstn_a input is asserted and there is a rising edge of the clock for DSP 1; allowed range is 0 to 3ffff.

Option	Description
27-bit Data Input B (hex)	The rst_value_b parameter defines the value assigned to the 27-bit Data Input B Input Register when the rstn_b input is asserted and there is a rising edge of the clock for DSP 1; allowed range is 0 to 7ffffff.
Subtract Input	The rst_value_sub parameter defines the value assigned to the Subtract Input Register when the rstn_su input is asserted and there is a rising edge of the clock for DSP 1; allowed range is 0 to 1.
Carry In Input	The rst_value_cin parameter defines the value assigned to the Carry In Input Register when the rstn_cin input is asserted and there is a rising edge of the clock for DSP 1; allowed range is 0 to 1.
Load Input	The rst_value_load parameter defines the value assigned to the Load Input Register when the rstn_load input is asserted and there is a rising edge of the clock for DSP 1; allowed range is 0 to 1.
Round Input	The rst_value_rnd parameter defines the value assigned to the Round Input Register when the rstn_rnd input is asserted and there is a rising edge of the clock for DSP 1; allowed range is 0 to 1.
Mshift Input	The rst_value_mshift parameter defines the value assigned to the Mshift Input Register when the rstn_mshift input is asserted and there is a rising edge of the clock for DSP 1; allowed range is 0 to 1.
Data Out Output (hex)	The rst_value_dout parameter defines the value assigned to the 64-bit Data Out Output Register when the rstn_dout input is asserted and there is a rising edge of the clock for DSP 1; allowed range is 0 to ffffffffffffffffffffffffffffffffff
Carry Out Output	The rst_value_cout parameter defines the value assigned to the Carry Out Output Register when the rstn_dout input is asserted and there is a rising edge of the clock for DSP 1; allowed range is 0 to 1.
egister Reset F	Priority
18-bit Data Input A	The regce_priority_a parameter defines the priority of the ce_a clock enable input relative to the rstn_a reset input during an assertion of the rstn_a reset input on the Data Input A Input Register. Setting regce_priority_a to "rstreg" allows the Data Input A Input Register to be set/reset at the next rising edge of the clock without requiring the ce_a clock enable input to be active. Setting regce_priority_a to "regce" requires that the ce_a clock enable input is high for the reset operation to occur at the next rising edge of the clock.
27-bit Data Input B	The regce_priority_b parameter defines the priority of the ce_b clock enable input relative to the rstn_b reset input during an assertion of the rstn_b reset input on the Data Input B Input Register. Setting regce_priority_b to "rstreg" allows the Data Input B Input Register to be set/reset at the next rising edge of the clock without requiring the ce_b clock enable input to be active. Setting regce_priority_b to "regce" requires that the ce_b clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Subtract	The regce_priority_sub parameter defines the priority of the ce_addsub clock enable input relative to the rstn_addsub reset input during an assertion of the rstn_addsub reset input on the Sub Input Register.

Input

Option	Description
Carry In Input	The regce_priority_cin parameter defines the priority of the ce_addsub clock enable input relative to the rstn_addsub reset input during an assertion of the rstn_addsub reset input on the Cin Input Register. Setting regce_priority_cin to "rstreg" allows the Cin Input Register to be set/reset at the next rising edge of the clock without requiring the ce_addsub clock enable input to be active. Setting regce_priority_cin to "regce" requires that the ce_addsub clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Load Input	The regce_priority_load parameter defines the priority of the ce_addsub clock enable input relative to the rstn_addsub reset input during an assertion of the rstn_addsub reset input on the Load Input Register. Setting regce_priority_load to "rstreg" allows the Load Input Register to be set/reset at the next rising edge of the clock without requiring the ce_addsub clock enable input to be active. Setting regce_priority_load to "regce" requires that the ce_addsub clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Round Input	The regce_priority_rnd parameter defines the priority of the ce_addsub clock enable input relative to the rstn_addsub reset input during an assertion of the rstn_addsub reset input on the Round Input Register. Setting regce_priority_rnd to "rstreg" allows the Round Input Register to be set/reset at the next rising edge of the clock without requiring the ce_addsub clock enable input to be active. Setting regce_priority_rnd to "regce" requires that the ce_addsub clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Mshift Input	The regce_priority_mshift parameter defines the priority of the ce_addsub clock enable input relative to the rstn_addsub reset input during an assertion of the rstn_addsub reset input on the Mshift Input Register. Setting regce_priority_mshift to "rstreg" allows the Mshift Input Register to be set/reset at the next rising edge of the clock without requiring the ce_addsub clock enable input to be active. Setting regce_priority_mshift to "regce" requires that the ce_addsub clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Data Out Output	The regce_priority_dout parameter defines the priority of the ce_dout clock enable input relative to the rstn_dout reset input during an assertion of the rstn_dout reset input on the Dout Output Register and the Carry Out Output Register. Setting regce_priority_dout to "rstreg" allows the Dout Output Register and the Carry Out Output Register to be set/reset at the next rising edge of the clock without requiring the ce_dout clock enable input to be active. Setting regce_priority_dout to "regce" requires that the ce_dout clock enable input is high for the reset operation to occur at the next rising edge of the clock.
Datapath Select	ion

Pre-Adder Mode	The 2-bit preadd_mode parameter defines the functionality of the Pre-Adder: 2'b00 - Data input a plus data input b. 2'b01 - Data input a minus data input b. 2'b10 - Data input b minus data input a. Note that the pre-adder operates on two 27-bit inputs and produces a 27-bit result. If full 27-bit resolution of the output is required, the user should limit the dynamic range of the inputs to 26 bits and sign-extend into the 27-th bit to prevent an overflow condition at the output of the pre-adder.
Pre-Adder B Input	The 2-bit sel_fwd_preadd parameter defines what is routed to the B input of the preadder: 2'b00 - 27'h0 2'b01 - fwdi_casc[26:0] 2'b10 - Data input b[26:0]
Pre-Adder A Input	The 2-bit sel_rev_preadd parameter defines what is routed to the A input of the preadder: 2'b00 - 27'h0. 2'b01 - revi_casc[26:0]. 2'b10 - Data input a[17:0] sign extended to 27 bits.

Option	Description
Reverse Data Cascade Bus Input	The sel_revi_casc parameter defines what is routed to the input of the Reverse Data Cascade Bus delay register: 1'b0 - revi_casc is routed to the Reverse Data Cascade Bus delay register input. 1'b1 - fwdo_casc of the current DSP64 block is routed to the Reverse Data Cascade Bus delay register input. This parameter is usually set to 1'b0 to select the revi_casc data input. If the current DSP64 block is the middle stage of a symmetric FIR filter, where the Forward Data Cascade Bus must bee looped back to the Reverse Data Cascade Bus, this parameter must be set to 1'b1.
Multiplier A Input	The 2-bit sel_mult_a parameter defines what is routed to the A input of the multiplier: 2'b00 - Data input a [17:0] sign extended to 19 bits: {a[17],a[17:0]}. 2'b01 - Pre-Adder output [18:0]. 2'b10 - Register File output [18:0]. 2'b11 - Unsigned Data input a[17:0]: {1'b0,a[17:0]}.
Multiplier B Input	The 2-bit sel_mult_b parameter defines what is routed to the B input of the multiplier: 2'b00 - Data input b [26:0]. 2'b01 - fwdi_casc[26:0]. 2'b10 - Pre-Adder output [26:0]. 2'b11 - Register File output [26:0].
Bypass Add /Sub Block	The addsub_bypass parameter defines if the Add/Sub block is used or bypassed. Unchecking this option allows the Add/Sub block to be used, while setting checking this option bypasses the Add/Sub block by connecting the A input of the Add/Sub block to the input of the Dout output register.
Add/Sub Block A Input	The 2-bit sel_addsub_a parameter defines what is routed to the input of the Add/Sub block's A input: 2'b00 - Multiplier output sign extended to 64 bits. 2'b01 - Multiplier output arithmetically shifted 18 bits to the left. 2'b10 - 64-bit sign extension of the concatenation of the reg_addr, a and b inputs: sext{reg_addr[2:0],a[17: 0],b[26:0]}. 2'11 - 64-bit fwdi_dout input from the DSP64 block below the current block.
Add/Sub Block B Input	The sel_addsub_b parameter defines what is routed to the input of the Add/Sub block's B input: 1'b0 - Registered DSP64 output Dout[63:0]. 1'b1 - 64-bit fwdi_dout input from the DSP64 block below the current block. Note that the 64-bit value selected by the sel_addsub_b input is conditionally shifted seventeen bits to the right by the mshift input before it is routed to the B input of the Add/Sub block.
Add/Sub Block Carry In Input	The sel_cin parameter defines what is routed to the Carry-In input of the Add/Sub block: 1'b0 - cin input is routed to the Add/Sub block cin input. 1'b1 - fwdi_cin is routed to the Add/Sub block cin input. This parameter selects either the cin input of this DSP64 block or the carry out output of the DSP64 block below the current block.
Dout Output	The 2-bit sel_dout parameter defines what is routed to the 45-bit dout output: 2'b00 - Add/Sub[44:0]. 2'b01 - Upper 32 bits of Add/Sub output: {13'h0,Add/Sub[63:32]}. 2'b10 - Bottom 32 bits of Add/Sub block above the current DSP64 block: {13'h0,revi_dout[31:0]}.
Enable 48- bit Output Mode	The sel_48_dout parameter expands the dout precision from 45 to 48 bits by reallocating the over_pos, over_neg, and match outputs as dout[48] through dout[46]: Unchecked (1'b0) - over_pos output isused as positive overflow output over_neg output is used as negative overflow output match output is used as pattern match output cout output is used as a carry for a 64-bit Add/Sub/Rnd/Sat word. 1'b1 - over_pos output issued as dout[47] over_neg output is used as dout[46] match output is used as dout[47] cout output is used as dout[46] match output is used as dout[45] cout output is used as a carry for a 64-bit Add/Sub/Rnd/Sat word. 1'b1 - over_pos output is used as a carry for a 48-bit Add/Sub/Rnd/Sat word. This parameter also redefines the cout output to generate the carry signal on a 48th bit of the Add/Sub/Rnd/Sat block so that pairs of DSP64 blocks may be used as a 48-bit slices of adders or subtractors.
Forward Accumulator Cascade Bus Output	The 2-bit sel_fwdo_dout parameter defines what is routed to the Forward Accumulator Cascade Bus (fwdo_dout) output: 2'b00 - 64-bit unregistered Add/Sub block output. 2'b01 - 64-bit registered Add/Sub block output. 2'b10 - 64-bit fwdi_dout input.

Option	Description
Forward Accumulator Cascade Bus Carry Out	The sel_fwdo_cout parameter defines what is routed to the fwdo_cout output that is connected to the next DSP64 block's fwdi_cin input: 1'b0 - cout from Add/Sub/Rnd/Sat block routed to fwdo_cout 1'b1 - fwdi_cout input is routed to fwdo_cout

Add/Sub, Rounding, and Saturation Mode Settings

Add/Sub Block Rounding Mode	The 3-bit round_mode parameter defines the functionality of the rounding unit within the Add/Sub block: 3'b000 - No rounding. 3'b001 - Round towards nearest integer. 3'b010 - Round towards zero. 3'b011 - Round towards infinity. 3'b100 - Round towards plus infinity, Round towards nearest even, Round towards nearest odd, or Round half down. 3'b101 - Round half away from zero. 3'b110 - Round half up. 3'b111 - Round half towards zero. See the Rounding section in the Macro Cell Library User Guide for a complete description of the rounding modes. Note that this parameter must be used in conjuction with the use of the match_pattern, match_mask, and round_const parameters.
64-bit Add /Sub Block Rounding Offset Constant (hex)	The 64-bit round_const parameter defines offset to be added to the output of the Add/Sub block if a rounding operation is to be performed. Please refer to the Rounding section of the Macro Cell Library Users Guide for a detailed description of the rounding function.; allowed range is 0 to ffffffffffffffffffffffffffffffffff
6-bit Add /Sub Block Saturation Mode (hex)	The 6-bit sat_mode parameter defines the saturation mode of the Add/Sub block. The default value of 6'h0 disables saturation and directly passes the Add/Sub output to the dout pins. A non-zero value of the sat_mode parameter selects the most significant bit of where saturation is detected to allow saturation of data paths less than the full 64-bit resolution of the Add/Sub block. See the Saturation section of the Macro Cell Library Users Guide for further details.; allowed range is 0 to 3f.
Use fwdi_match in Add/Sub Block Match Comparison	The use_match_in parameter is used to allow the pattern match function to be across multiple DSP64 blocks. Setting use_match_in to 1'b1 requires the previous DSP64 blocks fwdo_match output to be high when evaluating the match function. Leaving the use_match_in parameter at its default value of 1'b0 performs the match function only within the current DSP64 block.
64-bit Add /Sub Block Match Pattern (hex)	The 64-bit match_pattern parameter defines the data pattern that should be used to compare against the output of the Add/Sub block when performing match detection.; allowed range is 0 to ffffffffffffffffffffffffffffffffff
64-bit Add /Sub Block Match Pattern Mask (hex)	The 64-bit match_mask parameter defines which of the 64 bits at the output of the Add/Sub block should be used in the match detection operation. The match detection will compare each bit position that contains a high bit in the match_mask parameter. The bit positions in the match_mask parameter that are set to zero will not be used in the match function.; allowed range is 0 to ffffffffffffffffffffffffffffffffff
64-bit Add /Sub Block Load	

Option	Description
Constant (hex)	The 64-bit load_const parameter defines what is loaded into the B side of the Add/Sub block if the load input is asserted. To load only the A side into the Add/Sub block, this parameter should be set to 64'h0.; allowed range is 0 to ffffffffffffffffffffffffffffffffff
Register File Se	ttings
27-bit Register File Entry 0 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.
27-bit Register File Entry 1 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.
27-bit Register File Entry 2 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.
27-bit Register File Entry 3 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.
27-bit Register File Entry 4 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.
27-bit Register File Entry 5 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.
27-bit Register File Entry 6 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.
27-bit Register File Entry 7 (hex)	The regfile_0 parameter defines the value of the output of the register file the clock cycle after the reg_addr [2:0] inputs are set to 3'h0. Likewise, the regfile_1 through regfile_7 parameters define the value of the output of the register file the clock cycle after the reg_addr[2:0] input are set to 3'h1 through 3'h7 respectively.; allowed range is 0 to 7ffffff.

Speedster16t DSP FIR Filter Configuration Editor


The Speedster16t DSP FIR Filter Configuration Editor provides a simplified graphical wizard for creating a DSP FIR Filter configuration. This editor allows the user to generate the required design files for DSP FIR Filter configuration. See Creating an IP Configuration (see page 288).

By default, the DSP FIR Filter Configuration Editor is included in the P Configuration perspective (**Window -> Open Perspective -> IP Configuration**).


Once the user has configured the DSP FIR Filter to meet their requirements, and the DSP FIR Filter Configuration Editor has determined that there are no errors in the configuration, the user may choose to generate their IP design files (see Generating the IP Design Files (see page 290)).

IP Diagram

The IP Diagram View Filter Structure tab for the DSP FIR Filter shows live block diagram illustrating the FIR filter structure of the current configuration in the Editor.



The IP Diagram View Module tab for the DSP FIR Filter shows live information about the current configuration in the Editor, including which inputs and outputs are currently active.



Speedster16t DSP FIR Filter Overview Page

This page contains the top-level, global properties that govern the structure and base configuration of the DSP FIR Filter.

new_16t_fir.acxip 🛛	
Speedster	16t DSP FIR Filter
Overview	
This page contains t the structure and bas	he top-level, global properties that govern se configuration of the DSP FIR Filter.
✓ Target Device	AC16tSC01HI01C -
🖋 Filter Type	Asymmetric Filter 🔹
🖋 Input Data Width	27
🖋 Number Of Filter Taps	24
🖌 🗌 Pipeline Pre-Adder (Dutput
🖋 📝 Pipeline Multiplier O	lutput
Vse Asymmetric Res	ponse Filter Coefficients
⑦ Generate	< < Back Next >>
Configuration File Preview	

Table 8: DSP FIR Filter Overview Page Options

Option	Description
Target Device	The Speedster16t device to be targeted by this DSP FIR filter.
Input Data Width	Data width of signed multiplier B input. Allowed range is 4-27 bits for Asymmetric Filters and 4-26 bits for Symmetric Filters to allow for bit growth in the pre-adder; allowed range is 4 to 27.
Number Of Filter Taps	The number of multiplier taps in the FIR filter. The allowed range is 3-96 when the Filter Type is Asymmetric Filter and 6-192 when the Filter Type is Symmetric Filter; allowed range is 3 to 96.
Filter Type	An asymmetric filter uses unique coefficients for each filter tap. A symmetric filter is folded over and uses the coefficients on the forward path and a mirror of the same coefficients on the reverse/folded path.
Pipeline Pre-Adder Output	Add a pipelining flop to the pre-adder output
Pipeline Multiplier Output	Add a pipelining flop to the multiplier output
Use Asymmetric Response Filter Coefficients	For the second half of the FIR filter, asymmetric response filters change the function of the pre-adder to a pre-subtracter.

Speedster16t DSP FIR Filter Tap Coefficients Page

This page contains the coefficient settings for each tap (A input to multiplier).

	Tap Coefficients	TOSP FIR Filter
~	18-bit Tap Coefficient 0 (hex)	00000
V	18-bit Tap Coefficient 1 (hex)	00000
V	18-bit Tap Coefficient 2 (hex)	00000
V	18-bit Tap Coefficient 3 (hex)	00000
~	18-bit Tap Coefficient 4 (hex)	00000
~	18-bit Tap Coefficient 5 (hex)	00000
~	18-bit Tap Coefficient 6 (hex)	00000
~	18-bit Tap Coefficient 7 (hex)	00000
V	18-bit Tap Coefficient 8 (hex)	00000
?	Generate	e

Table 9: DSP FIR Filter Tap Coefficients Page Options

Option	Description
18-bit Tap Coefficient 0 (hex)	The 18-bit value of the signed multiplier A input for tap 0; allowed range is 0 to 3ffff.
18-bit Tap Coefficient 1 (hex)	The 18-bit value of the signed multiplier A input for tap 1; allowed range is 0 to 3ffff.
18-bit Tap Coefficient 2 (hex)	The 18-bit value of the signed multiplier A input for tap 2; allowed range is 0 to 3ffff.
18-bit Tap Coefficient N (hex)	The 18-bit value of the signed multiplier A input for tap N; allowed range is 0 to 3ffff.

Speedster16t FIFO Configuration Editor


The Speedster16t FIFO Configuration Editor provides a graphical wizard for creating a FIFO configuration. This editor allows the user to generate the required design files for the FIFO configuration. See Creating an IP Configuration (see page 288).

By default, the FIFO Configuration Editor is included in the Profiguration perspective (**Window -> Open Perspective -> IP Configuration**).

Once the user has configured the FIFO to meet their requirements, and the FIFO Editor has determined that there are no errors in the configuration, the user may choose to generate their IP design files (see Generating the IP Design Files (see page 290)).

IP Diagram

The module diagram in the IP Diagram View (see page 109) shows the inputs and outputs of the current FIFO configuration.



Speedster16t FIFO Overview Page

This page contains the top-level, global properties that govern the structure and base configuration of the FIFO wrapper.

🌼 new_16t_fifo.acxip 🖾	
Speedste Overview This page contains the structure and b	r16t FIFO the top-level, global properties that govern ase configuration of the FIFO wrapper.
✓ Target Device	AC16tSC01HI01C -
V Clock Mode	Dual Clock 👻
؇ Write Data Width	40
🖋 Write Address Depth	512 🗸
🖋 Read Data Width	40 🗸
Read Address Depth	512
🖋 🔲 Enable ECC Mode	
🎸 🔲 First Word Fall Thr	ough Enabled
🖋 📝 Output Register En	abled
Output Register	
🖋 🔽 Reset Active	e-High
Clock Enable P	riority rstreg 🗸
Flag Settings	
🖌 Almost Full Of	fset (decimal) 4
Almost Empty	Offset (decimal) 4
🖋 🔲 Synchronize Write	Pointer/Count to Read Clock
🖋 🔲 Synchronize Read	Pointer/Count to Write Clock
🖋 📝 Write Enable Activ	e-High
🖋 👿 Read Enable Active	e-High
⑦ Generate	< Back Next >>
Configuration File Preview	

Table 10: FIFO Overview Page Options

Option	Description
Target Device	The Speedster16t device to be targeted by this FIFO.
Clock Mode	FIFOs can be configured in Single Clock mode to use a single clock for both writes and reads. Dual Clock mode allows two independent clocks to be used for reads and writes requiring additional synchronization circuitry which is automatically added in this mode. Since this circuitry may impact performance it is recommended that Dual Clock mode not be selected when using a single clock for both reads and writes.
Write Data Width	The FIFO write port data width.
Write Address Depth	The FIFO address depth is the total number of writable data words in the FIFO.
Read Data Width	Read port data width. We currently only support Read data width being a ratio of 1:2n or 2n:1 with Write data width. The max ratio is 1:32 or 32:1. Mixed width is currently only supported when both read and write port widths are a power of 2. Please contact your FAE if you need to configure the FIFO beyond these restrictions. This field is limited by the Write side data width and address depth.
Read Address Depth	This read-only value will show the current calculated Read Address Depth, based upon the current values of the Read Data Width, the Write Data Width, and the Write Address Depth.
Enable ECC Mode	When ECC Mode is enabled, the FIFO depth is limited to 512 addresses and the ECC error encoder and decoder are enabled.
First Word Fall Through Enabled	When enabled, the first value written into the FIFO appears at the dout output without having to perform a read operation. If First Word Fall Through is disabled, the first data word written into the FIFO is available at the FIFO output one rdclk clock cycle after the first read operation. This parameter only effects the availability of the first word written into the FIFO after an empty condition. Operation of the two modes is the same after the first read operation is performed.
Output Register Enabled	When the Output Register is enabled, there is an additional cycle of latency for each read operation. The Output Register is always enabled in Dual Clock mode
Output Register	
Reset Active- High	When this is enabled, the output register has an active-high synchronous reset. Otherwise, the output register reset will be active-low.
	The Clock Enable Priority controls the relationship between the outregce clock enable input and the rstreg reset input during an assertion of the rstreg signal on the output register. Setting value to "rstreg" allows the output register to be set/reset at the next active edge of the rdclk without requiring a specific value on the outregce output register clock enable input. Setting the value to "regce" requires that the outregce output

Option	Description
Clock Enable Priority	register clock enable input is active for the output register set/reset operation to occur at the next active edge of the rdclk.
Flag Settings	
Almost Full Offset (decimal)	This defines the word depth at which the FIFO almost_full signal is asserted. The almost_full flag is asserted when there are (afull_offset + 1) or fewer locations available to be written in the FIFO. The almost_full signal is asserted when the the difference between the Write Pointer and the Read Pointer is greater than or equal to the difference between the Maximum FIFO Depth and the value of this field (afull_offset parameter).
Almost Empty Offset (decimal)	This defines the word depth at which the FIFO almost_empty signal is asserted. The almost_empty flag is asserted when there are (aempty_offset - 1) or fewer words remaining in the FIFO. The almost_empty signal is asserted when the the difference between the Write Pointer and the Read Pointer is less than the value of this field (aempty_offset parameter).
Synchronize Write Pointer /Count to Read Clock	When enabled, the Write Count (wrcount) output is synchronized to the Read Clock (rdclk) input. Otherwise, if left unchecked, the Write Clock output will be synchronized to the Write Clock (wrclk) input.
Synchronize Read Pointer /Count to Write Clock	When enabled, the Read Count (rdcount) output is synchronized to the Write Clock (wrclk) input. Otherwise, if left unchecked, the Read Clock output will be synchronized to the Read Clock (rdclk) input.
Write Enable Active-High	When this setting is enabled, the write enable (wren) pin is an active-high. Otherwise, the write enable pin is active-low.
Read Enable Active-High	When this setting is enabled, the read enable (rden) pin is an active-high. Otherwise, the read enable pin is active-low.

Speedster16t FIFO Reset Configuration Page

This page allows the user to configure the reset behavior of the FIFO wrapper.

Speedster16t FIFO Reset Configuration This page allows the user to configure the reset behavior of the FIFO wrapper.
V Enable Advanced Reset Mode
Advanced Reset Settings
✓ Write Pointer Reset Source Synchronized rdrst Input (2'b11)
Read Pointer Reset Source Synchronized wrrst Input (2'b11)
✓ Write Port Reset Active-High
✔ 📝 Read Port Reset Active-High
Generate << Back Next >>
Configuration File Preview

 Table 11: FIFO Reset Configuration Page Options

Option	Description	
Enable Advanced Reset Mode	When this mode enabled, both the read and write port reset signals are exposed separately, and the user can configure the advanced reset input mode and synchronization register stages. Leaving this field unchecked configures the FIFO to use Basic Reset Mode. In Basic Reset Mode, only a single reset signal is exposed to be shared between the read and write ports. To reset the FIFO, the user asserts the reset signal for a minimum of three clock cycles of the slower clock cycle between the wrclk and rdclk. Asserting the reset signal clears both the Write Pointer and Read Pointer, sets the empty and almost_empty flags, and clears the full and almost_full flags. The user may then release the reset signal. The user should not attempt to read or write the FIFO during, or before three cycles after the deassertion of, the reset signal.	
Advanced F	Reset Settings	
Write Pointer Reset Source	Pointer wrrst_input_mode parameter on the FIFO. The FIFO macro provides the user with several options to reset the Reset FIFO either synchronously or to synchronize the reset input to the appropriate clock domain within the FIFO	
Read Pointer Reset Source	The Read Pointer Reset Source selects the reset source for the read pointer by configuring the rdrst_input_mode parameter on the FIFO. The FIFO macro provides the user with several options to reset the FIFO either synchronously or to synchronize the reset input to the appropriate clock domain within the FIFO without the need to implement separate synchronization circuitry in the FPGA fabric.	

Option	Description
Write Port Reset Active- High	When this setting is enabled, the write port reset (wrrst) input is active-high. Otherwise, the write port reset is active-low.
Read Port Reset Active- High	When this setting is enabled, the read port reset (rdrst) input is active-high. Otherwise, the read port reset is active-low.

Speedster16t LRAM Configuration Editor


The Speedster16t LRAM Configuration Editor provides a simplified graphical wizard for creating an LRAM configuration. This editor allows the user to generate the required design files for the LRAM configuration. See Creating an IP Configuration (see page 288).

By default, the LRAM Configuration Editor is included in the PC Configuration perspective (**Window -> Open Perspective -> IP Configuration**). The LRAM configuration information fits into a single page.

Once the user has configured the LRAM wrapper to meet their requirements, and the LRAM Configuration Editor has determined that there are no errors in the configuration, the user may choose to generate their IP design files (see Generating the IP Design Files (see page 290)).

IP Diagram

The IP Diagram View (see page 109) for the LRAM shows live information about the current configuration in the Editor, including the total memory size and which inputs and outputs are currently active. Additionally, relevant configuration errors will be shown with a red background, and configuration warnings will be shown with a yellow background (these are the default IP Diagram colors, and may be modified in the Preferences).



Speedster16t LRAM Overview Page

This page contains the top-level, global properties that govern the structure and base configuration of the LRAM wrapper.

new_16t_Iram.acxip X Speedster16t LRAM Overview This page contains the top-level, global properties that govern the structure and base configuration of the LRAM wrapper.		
🖋 Target Device	AC16tSC01HI01C 🗸	
🛷 Address Depth	128	
🛷 Data Width	32	
🖋 Read Clock Polarity	Rising Edge 🗸 👻	
✓ Write Clock Polarity	ty Rising Edge 👻	
✓ □ Output Register Enabled		
Output Register ✓ Clock Enable Priority rstreg		
 Use Memory Initialization File Memory Initialization Memory Initialization File Browse 		
Generate Configuration File Preview	< Back Next >>	

Table 12: LRAM Overview Page Options

Option	Description
Target Device	The Speedster16t device to be targeted by this LRAM.
Data Width	Data width of read and write ports; allowed range is 1 to 65536.
Address Depth	Address Depth of the LRAM in Words; allowed range is 2 to 4096.
Read Clock Polarity	The read port clock polarity can be set to use either rising edge assignment or falling edge assignment.
Write Clock Polarity	The write port clock polarity can be set to use either rising edge assignment or falling edge assignment.

Option	Description
Output Register Enabled	When the Output Register is enabled, there is an additional cycle of latency for each read operation.
Output Register	· ·
Clock Enable Priority	The Clock Enable Priority defines the priority of the outregce clock enable input relative to the rstreg reset input during an assertion of the rstreg signal on the read port output register. Setting regce_priority to "rstreg" allows the output register to be set/reset at the next active edge of the read port clock without requiring a specific value on the outregce output register clock enable input. Setting regce_priority to "regce" requires that the outregce output register clock enable input is high for the output register set/reset operation to occur at the next active edge of the read port clock.
Use Memory Initialization Enable the use of a Memory Initialization File File	
Memory Initialization	
Memory Initialization File	Path to initialization file width wide and depth deep. The memory initialization file should be in hexadecimal

Speedster16t LRAM FIFO Configuration Editor


The Speedster16t LRAM FIFO Configuration Editor provides a graphical wizard for creating an LRAM FIFO configuration. This editor allows the user to generate the required design files for LRAM FIFO configuration. See Creating an IP Configuration (see page 288).

By default, the LRAM FIFO Configuration Editor is included in the P Configuration perspective (**Window -> Open Perspective -> IP Configuration**).

Once the user has configured the LRAM FIFO to meet their requirements, and the LRAM FIFO Editor has determined that there are no errors in the configuration, the user may choose to generate their IP design files (see Generating the IP Design Files (see page 290)).

IP Diagram

The module diagram in the IP Diagram View (see page 109) shows the inputs and outputs of the current LRAM FIFO configuration.



Speedster16t LRAM FIFO Overview Page

This page contains the top-level, global properties that govern the structure and base configuration of the LRAM FIFO wrapper.

new_16t_Iramfifo.acxip \(\begin{bmatrix} \Box \]		
Speedster16t LRAM FIFO Overview This page contains the top-level, global properties that govern the structure and base configuration of the LRAM FI		
✓ Target Device AC16tSC01HI01C -	•	
V Clock Mode Dual Clock 🗸	•	
Second Se		
✓ Address Depth 128		
Flag Settings Image: Almost Full Offset (decimal) Image: Almost Empty Offset (decimal) 4		
🖋 🔲 First Word Fall Through Enabled		
✓		
V Prevent Overflow/Underflow		
✓ I Hold Output Value After Read		
Generate << Back Next >>]	
Configuration File Preview		

Table 13: LRAM FIFO Overview Page Options

Option	Description
Target Device	The Speedster16t device to be targeted by this LRAM FIFO.
Clock Mode	FIFOs can be configured in Single Clock mode to use a single clock domain for writes and reads. Single clock mode bypasses the synchronization circuitry to enable faster updates to status flags. Dual Clock mode allows two independent clocks to be used for reads and writes.
Data Width	The FIFO read and write port data width.; allowed range is 1 to 4096.
Address Depth	The FIFO address depth is the total number of writable data words in the FIFO.; allowed range is 1 to 64.

Option	Description
Flag Settings	
Almost Full Offset (decimal)	This defines the word depth at which the FIFO almost_full signal is asserted. The almost_full flag is asserted when there are (afull_offset + 1) or fewer locations available to be written in the FIFO. The almost_full signal is asserted when the the difference between the Write Pointer and the Read Pointer is greater than or equal to the difference between the Maximum FIFO Depth and the value of this field (afull_offset parameter).
Almost Empty Offset (decimal)	This defines the word depth at which the FIFO almost_empty signal is asserted. The almost_empty flag is asserted when there are (aempty_offset - 1) or fewer words remaining in the FIFO. The almost_empty signal is asserted when the the difference between the Write Pointer and the Read Pointer is less than the value of this field (aempty_offset parameter).
First Word Fall Through Enabled	When enabled, the first value written into the FIFO appears at the dout output without having to perform a read operation. If First Word Fall Through is disabled, the first data word written into the FIFO is available at the FIFO output one rdclk clock cycle after the first read operation. This parameter only effects the availability of the first word written into the FIFO after an empty condition. Operation of the two modes is the same after the first read operation is performed.
Synchronized Reset Mode	When this is disabled, both the read and write pointers resets utilize the Reset Synchronizer circuitry. When this option is enabled the rstn input must be synchronous to the wrclk/rdclk clock driving the FIFO
Prevent Overflow /Underflow	Enabling this option allows the user to read from the FIFO when the FIFO is empty and write to the FIFO when it is full. Disabling this safety check will allow the FIFO to run faster.
Hold Output Value After Read	When this is enabled, the read output holds its value until the next read. When this option is disabled the read output data is valid for 1 clock cycle after the read, and then becomes invalid. This gives a slight performance advantage in the circuit. Only disable this option if your circuit can reliably pull the data from the output within 1 clock cycle after the read

Speedster16t ROM Configuration Editor


The Speedster16t ROM configuration editor provides a simple graphical editor used to configure a ROM wrapper instance, and saves the user configuration in a ROM IP configuration file (.acxip). See Creating an IP Configuration (see page 288).

Once the user has configured the IP to meet their requirements, and the Configuration Editor has determined that there are no errors in the configuration, the user may choose to generate their IP design files (see Generating the IP Design Files (see page 290)).

By default, the ROM Configuration Editor is included in the P Configuration perspective (**Window -> Open Perspective -> IP Configuration**).

IP Diagram

The IP Diagram View (see page 109) for the ROM config editor will display a module diagram, showing all the inputs and outputs of the ROM instance according to the current editor configuration.



Speedster16t ROM Overview Page

This page contains the top-level, global properties that govern the structure and base configuration of the ROM wrapper.

new_16t_rom.acxip 🔀	- 8
Speedster1 Overview This page contains the the structure and base	6t ROM top-level, global properties that govern configuration of the ROM wrapper.
✓ Target Device	AC16tSC01HI01C -
🖋 RAM Type	LRAM -
🛷 Data Width	20
🛷 Address Depth	1024
🖋 Read Clock Polarity	Rising Edge 👻
 Output Register Enable Output Register V Clock Enable Priori]
✓ Memory Initialization File	D:\rtemp\meminit.txt Browse
⑦ Generate	<< Back Next >>
Configuration File Preview	

Table 14: ROM Overview Page Options

Option	Description	
Target Device	The Speedster16t device to be targeted by this ROM.	
The ROM can be built out of block RAMs or local RAMs.		
RAM Type	Caution! The value chosen for "Target Device" affects which choices are available for "Ram Type". For example, if the chosen target device contains no LRAM sites, then LRAM is not an available choice within "Ram Type".	
Data Width	Data width of the read port.	
Address Depth	Address depth of ROM.	
Read Clock Polarity	The read port clock polarity can be set to use either rising edge assignment or falling edge assignment.	
Output Register Enabled	When the output register is enabled, there is an additional cycle of latency for each read operation.	
Output Regi	ster	
Clock Enable Priority	The Clock Enable Priority defines the priority of the outregce clock enable input relative to the rstreg reset input during an assertion of the rstreg signal on the read port output register. Setting regce_priority to "rstreg" allows the output register to be set/reset at the next active edge of the read port clock without requiring a specific value on the outregce output register clock enable input. Setting regce_priority to "regce" requires that the outregce output register clock enable input is high for the output register set/reset operation to occur at the next active edge of the read port clock.	
Memory Initialization File	Path to initialization file width wide and depth deep. The memory initialization file should be in hexadecimal	

Speedster16t Shift Register Configuration Editor


The Speedster16t Shift Register Configuration Editor provides a simplified graphical wizard for creating a shift register configuration. This editor allows the user to generate the required design files for Shift Register configuration. See Creating an IP Configuration (see page 288).

By default, the Shift Register Configuration Editor is included in the P Configuration perspective (**Window -> Open Perspective -> IP Configuration**).

Once the user has configured the shift register to meet their requirements, and the Shift Register Configuration Editor has determined that there are no errors in the configuration, the user may choose to generate their IP design files (see Generating the IP Design Files (see page 290)).

IP Diagram

The IP Diagram View for the Shift Register shows live information about the current configuration in the Editor, including which inputs and outputs are currently active.



Speedster16t Shift Register Overview Page

This page contains the top-level, global properties that govern the structure and base configuration of the Shift Register wrapper.

🌼 new_16t_sr.acxip 🛛		
Speeds Overview	ter16t Shift Register	
This page contains the top-level, global properties that govern the structure and base configuration of the Shift Regist		
💉 Target Device	AC16tSC01HI01C -	
🛷 Data Width	10	
💉 Number of Taps	1	
⑦ Generate	e Next >>	
Configuration File Prev	iew	

Table 15: Shift Register Overview Page Options

Option	Description
Target Device	The Speedster16t device to be targeted by this shift register.
Data Width	Data width of read and write ports; allowed range is 1 to 65536.
Number of Taps	Number of Taps, including the final tap. The leftmost entry corresponds to the first tap-off after input; allowed range is 1 to 256.

Speedster16t Shift Register Tap Settings Page

This page contains the settings for each tap.

Speedster16t Shift Register Tap Settings							
This pa	age contains the settings for each tap.						
Tap 0 Settir	ngs						
🖌 Numł	per of Clock Cycles 1						
🖌 🔲 En	able Time Division Multiplexing						
🖌 📃 Ena	able Use of Reset						
?)	Generate << Back Next >>						

Table 16: Shift Register Tap Settings Page Options

Option	Description
Tap N Settings	
Number of Clock Cycles	Absolute number of clock cycles to shift from the input; allowed range is 1 to 65536.
Enable Time Division Multiplexing	Time-Division-Multiplex i-th and i+1-th tap-off
Enable Use of Reset	Enable use of reset. If turned off, the rstn input is ignored

Views

Views support Editors (see page 25) and provide alternative presentations as well as ways to navigate the information in the Workbench (see page 23). For example, the Projects View (see page 144) displays Projects (see page 213), Implementations (see page 213), and their related file-based resources.

All views have their own context menu showing ways to alter the location or presentation of the view. Simply right-click the view's tab to display the menu.

🍃 Netlist Browse		_					
1		2					
Instance Na	nce Na Close Tabs to the <u>R</u> ight						
🖋 and_b1	Clos	(a	~				
🔒 CLKIPIN_clka	003		CEK_II IIV		ka	~	
√vina_int[0]			DFF	cl	ka	4	

Figure 5: Example of a view's right-click context menu

Some views have their own toolbars. The actions represented by buttons on view toolbars only affect the items within that view.

Some views also have their own menus to affect the content of the view. When such a menu is available, a small down arrow icon (\bigtriangledown) will appear at the far right of the view's toolbar. To open the menu for a view, click the (\boxdot) icon.

Figure 6: Example of a view's toolbar, including an opened view menu

过 Clock Doma	ins 🖹 🖹 Netl	ist Browser 🔀	- 8			
	Ē) 🔪 🥖 📈 [<mark>-</mark> 122 K			
Instance	Expand All Branches S Collapse All Branches Toggle Filter Row Visibility					
✓ and_b1						
🔒 clka_ipin						
🔒 ina[0]_ipin		IPIN				
🔒 ina[1]_ipin		IPIN				
🔒 ina[2]_ipin		IPIN				
🔒 ina[3]_ipin		IPIN				
🔒 inb1[0]_ipi	n	IPIN	-			
4 ere			•			

Views are typically grouped by shared context into Perspectives (see page 23). Within a perspective, a view might appear by itself, or stacked with other views in a tabbed notebook. The layout of a perspective can be changed by opening and closing views and by docking them in different positions in the Workbench (see page 23) window. See Working with Views and Editors (see page 246) for more information.

The views contained by the Project Perspective are the Projects View (see page 144), Flow View (see page 97), Options View (see page 127), and Tcl Console View (see page 164). The Multiprocess View (see page 116) is also part of this perspective, but is hidden by default.

The views within the Floorplanner Perspective are the Search View (see page 151), Selection View (see page 155), Critical Paths View (see page 85), Critical Path Diagram View (see page 81), Floorplanner View (see page 89), Clock Regions View (see page 77), Clock Domains View (see page 75), Placement Regions View (see page 140), Partitions View (see page 137), Netlist Browser View (see page 123), Properties View (see page 148), and Tcl Console View (see page 164).

The views contained within the IP Configuration Perspective are the Outline View (see page 136), IP Libraries View (see page 110), IP Diagram View (see page 109), IP Problems View (see page 111), and Tcl Console View (see page 164).

The views of the Programming and Debug Perspective are the Snapshot Debugger View (see page 159), Download View (see page 87), JTAG Browser View (see page 112), JTAG Diagram View (see page 115), and Tcl Console View (see page 164).

The views of the HW Demo Perspective are the HW Demo View (see page 100), Snapshot Debugger View (see page 159), and Tcl Console View (see page 164).

Clock Domains View

The Clock Domains view will provide a table listing all the clock domains found in the active design. Counts are also provided of the major logic types within each clock domain. Similar to the Netlist Browser View (see page 123), filters are available for each column of the table, so that in cases where there are many clock domains in a design, users may limit the visible content of the table to just those clock domains meeting their chosen filter criteria. Filters are available for all columns of the table except the Highlight Color column.

By default, the Clock Domains view is included in the Floorplanner perspective (see page 23). To add it to other perspectives, select **Window** \rightarrow **Show View...** \rightarrow **Other...** \rightarrow **Achronix** \rightarrow **Clock Domains**.

🍃 Netlist Browser 🔯 Clo	ck Dor	mains 🛛		12	🛛 🌽 🛛	🔍	🔗 🕂	
Clock Domain Name	Hig	Flops	LUTs	ALUs	BRAMs	BMACCs	LRAMs	Others
Y		Y	Y	Y	Y	Y	Y	7
🙋 = const		49	2726	9806	224	56	2870	40472
👰 gclk		265274	534304	9946	224	56	2870	54044

Figure 7: Screenshot of the Clock Domains view

The various Achronix target devices contain different mixes of the possible resource types. Accordingly, the resource type columns in this view (such as Flops, BRAMs, ALUs, etc.) are dynamic, and will change to match the target device after the Prepare flow step has been run. The screenshots and example descriptions in this document section may not exactly reflect the user's current target device.

Table 17: Clock Domains View Columns

Column Name	Description
Clock Domain Name	The name of the clock domain in the active design.

Column Name	Description
Highlight Color	If all instances within the clock domain have the same highlight color, the row will show a color square with that same highlight color. If even one contained instance has a differing highlight color, or no highlight at all, then the row will display no color square.
Resource	A different column is provided for each <i>resource</i> type within the target device. Each table cell in that column will show the sum count of all contained <i>resource</i> instances within the row's named clock domain.

A number of actions are available in the view, via buttons at the top of the view and (right-click) context menus on the rows of the table.

Table 18: Clock Domains View Actions

lcon	Action	Toolbar Button	Context Menu	Description
+	Add Instances to Selection	Y	Y	Adds the instances within the clock domain to the ACE Selection Set (as shown in the Selection View (see page 155)).
	Choose Highlight Color	Y		Determines which color will be applied to the objects chosen the next time the Highlight action is selected for this view.
	Highlight	Y	Y	Applies the currently active Highlight color to the instances within the chosen clock domain. (See Highlighting Objects in the Floorplanner View (see page 294) .)
×	Un-Highlight	Y	Y	Clears the Highlight for the instances within the chosen clock domain.
Q	Zoom To	Y	Y	Zooms the Floorplanner View (see page 89) to a region containing the instances within the clock domain currently chosen in the tree.
A	Search for Instances	Y	Y	Searches for instances belonging to the chosen clock domain. A Tcl find command is issued, and the Search View (see page 151) is populated with the results.
	Toggle Filter Row Visibility	Y		Changes whether the filter row (of filter icons) is visible or not. Note that this does not alter whether filters are active, it only changes the visibility of the row of filter icons.

Organizing Table Data

The following are ways to alter the presentation of the data in the Clock Domains table:

Column Resizing

The width of a column can be changed by placing the mouse cursor over the boundary between columns (the mouse cursor changes to indicate resizing is possible). Next, simply left-click and drag left or right to resize the column to the desired width, then release the mouse button.

Column Reordering

The order of the columns in the table can be changed by left-clicking and holding on any column name, then dragging left or right to move the column between any other pair of columns, releasing the left mouse button to insert the column header at the new location. While dragging, the dragged column header appears alongside the mouse cursor, plus a thick column header separator showing where the column insertion will occur when the mouse is released.

Filtering

Most columns of the table may filter the displayed clock domains by value. When filtering by column value, only clock domains with column values matching the filter are retained; non-matching values are excluded from the table.

Columns containing text can be filtered by string value (glob string matching by default, but regular expression matching is also available, following Java rules, which are extremely similar to Perl rules). Columns with check marks can be filtered by Boolean value. Columns containing numbers can be filtered by numerical value. Columns which cannot be filtered (such as, the Highlight Color column) lack a filter icon in the filter row.

To add a filter to a column, the Filter Row must first be visible (select the **Select** the **Toggle Filter Row Visibility** action to

show the row if necessary). Then simply left-click the mouse on the filter icon (

causes a data-appropriate filter dialog to appear. Next, fill in the desired filter values and click **Apply** to apply the filter to the clock domains in the table. All values matching that filter are retained, and all other values are excluded. Additionally, the background color of the filtered column changes to a bright yellow to indicate the filter is active, and the filter icon at

the head of the column also changse to the active filter icon (

To edit (or clear) an existing filter, simply left-click the mouse on the active filter icon (

data-appropriate filter dialog to appear, pre-populated with the current column filter setting. Change the filter value and click **Apply** again to edit the filter, click **Cancel** to leave the filter unchanged, or click **Clear** to remove the filter from the column. If the filter is cleared, the background color of the column returns to the default background color, and the filter

icon also changes to the inactive version (| \times |).

Drag-and-Drop

The Clock Domains view supports a limited set of Drag-and-Drop interactions with other views in the Floorplanner perspective (see page 23). The view only acts as a Drag-and-Drop source; items dropped on the Clock Domains view will be ignored.

Any row of the table may be dragged to the Tcl Console view (see page 164), and when dropped anywhere in the view the clock domain name (with the appropriate object type prefix) is inserted at the beginning of the Tcl command-line.

Any clock domain in the table may be dragged to the Placement Regions view (see page 140) or the Floorplanner View (see page 89) (when that view has the **Placement Regions Tool** active) to assign placement region constraints (see page 338). Dragging a clock domain is the equivalent of dragging all individual instances which are members of that clock domain. Be aware that since placement regions may only encompass the fabric core and boundary region, but not the I/O ring, any dragged I/O instances will not be assigned to placement regions.

Clock Regions View

The Clock Regions view provides a tabular representation of the site type content of each of the Clock Regions (see page 229) in the currently selected Target Device, and allows the user to toggle the visibility of the overlay within the Floorplanner View (see page 89) for each Clock Region. The view's table will remain empty until the currently active Implementation has been prepared (i.e. the **Run Prepare** flow step has been completed).

By default, the Clock Regions view is included in the Floorplanner perspective (see page 23). To add the view to the current perspective, select **Window** \rightarrow **Show View** \rightarrow **Other...** \rightarrow **Achronix** \rightarrow **Clock Regions**.

		📕 Placement Regions 🔣 Clock Regions 🛛 🔐 Partitions 🛛 🐼 📉 🗖 🗖									
DS_	DS	CLK_O	CLK_IPI	BRAMs	ALUs	0v	Clock Region Name	Visi			
3	3	48	48	48	4104		CLK_REGION_0_0				
3	3	16	16	48	4104		CLK_REGION_0_1				
3	3	48	48	48	4104		CLK_REGION_0_2				
3	3	48	48	48	4104		CLK_REGION_1_0				
2	, ,	16	16	40	4104						
		48 48	48	48	4104 4104		CLK_REGION_0_1 CLK_REGION_0_2 CLK_REGION_1_0				

Figure 8: Screenshot of Clock Regions View

Resource type columns, such as Flops, BRAMs, ALUs, etc are dynamic and change to match the target device after running the Prepare flow step. The resource type columns shown in the screenshot are examples only, and will not match all target devices.

Table 19: Clock Regions Table Columns

Column	Editable	Description
Visibility	Y	When checked, the clock region overlay is painted in the Floorplanner View (see page 89), using the translucent color shown in the "Overlay Color" column.
Name		The name of this clock region.
Overlay Color	Y	The color used to paint the location of the clock region as an overlay in the Floorplanner View. Right- click any row, then choose "Change Overlay Color" to choose an alternate overlay paint color for that clock region.
Resource		The number of <i>resource</i> sites contained in this clock region

A

Table 20: Clock Regions View Actions

lcon	Action	Toolbar Button	Context Menu	View Menu	Description
	Show / Hide overlay		Y		Show or Hide the overlay for the chosen clock region in the Floorplanner View.
	Change Overlay Color		Y		Allows the user to change the translucent overlay color which will be used to paint the chosen clock region in the Floorplanner View (when the visibility is enabled).
	Reset Overlay Color		Y		Reset the chosen clock region's overlay color, allowing ACE to automatically pick a new color. If the overlay colors of two clock regions are too similar for easy discernment, this will pseudo-randomly pick another color. Each time this action is chosen, another color will be picked.
Q	Zoom To		Y		Pans and zooms the Floorplanner View to show the location of the selected clock region. (Note that if the clock region's visibility column checkbox is disabled, the clock region overlay will not be painted and thus will not be visible.)
	Reset All Overlay Colors			Y	Pseudo-randomly reassigns new overlay colors for all clock regions.
•	Show / Hide All Clock Regions	Y	Y	Y	This will toggle the visibility checkboxes for all clock domains in the table, causing them all to be alternately shown or hidden in the Floorplanner View.
1	Toggle Filter Row Visibility	Y	Y	Y	Changes whether the filter row (of filter icons) at the top of the table is visible or not. Note that this does not alter whether filters are active, it only changes the visibility of the row of filter icons.

Using the Table to Display Clock Regions in the Floorplanner View

Each clock region is automatically given a unique translucent overlay color to represent the clock region when painting the Floorplanner View (see page 89). By default, no clock region overlays are painted in the Floorplanner View. Users must choose to enable the clock region overlays they wish to have displayed. Users may optionally alter the overlay color for each/all clock regions, but these color choices are not persisted between ACE sessions.

While the user is allowed to choose alternate overlay colors for each clock region, these overlay colors are not saved between sessions. Each time a design is loaded, new overlay colors will be automatically chosen for each clock region.

The following are ways to alter the presentation of Clock Region data in the Floorplanner View (see page 89):

Enable/Disable painting of individual clock regions within the Target Device:

When the checkbox in the "Visibility" column for a clock region is selected, the area of the target device (in the Floorplanner view) representing that clock region will be painted in the displayed translucent overlay color. When the checkbox is unchecked, the Floorplanner view will be redrawn with the chosen clock region overlay no longer painted.

Enable/Disable painting of all clock regions within the Target Device:

When the user chooses the **Show/Hide All Clock Regions** action, the visibility of all clock regions will be simultaneously either enabled or disabled, causing the Floorplanner View to be repainted appropriately.

Temporarily alter the overlay rendering color of individual clock regions:

The overlay rendering color of each individual clock region may be chosen by right-clicking the mouse pointer anywhere on the row of the desired clock region, then selecting **Choose Overlay Color** from the popup context menu. The user will then be able to use the Color Dialog to choose the desired color for the clock region. Note that this is a temporary color change - colors will be reverted to automatically chosen defaults if the user changes the active design, the active implementation, the target device, or closes ACE.

ACE will automatically pick a different overlay color for an individual clock region if the user chooses **Reset Overlay Color** from the right-click popup content menu.

Temporarily alter the overlay rendering color for all clock regions:

ACE will automatically pick different overlay colors for all clock regions if the user chooses the **Reset All Overlay Colors** action from the Clock Regions View's local pull-down menu.

Organizing Table Data

The following are ways to alter the presentation of the data in the Clock Regions table:

Column resizing

The width of a column can be changed by placing the mouse cursor over the boundary between columns - at this point the mouse cursor should change to indicate resizing is possible. Next, simply left-click and drag left or right to resize the column to the desired width, then release the mouse button.

Column reordering

The order of the columns in the table can be changed by left-clicking and holding on any column name, then dragging left or right to move the column between any other pair of columns, and release the left mouse button to insert the column header at the new location. While dragging, you will see the dragged column header alongside the mouse cursor, and there will be a thick column header separator showing where the column insertion will occur if the mouse is released at the present cursor location.

Filtering

Most columns of the table may filter the displayed clock regions by value. When filtering by column value, only clock regions with column values matching the filter will be retained; non-matching values will be excluded from the table.

Columns containing text can be filtered by string value (glob string matching by default, but Regular Expression matching is also available, following Java rules, which are extremely similar to Perl rules). Columns with checkmarks can be filtered by boolean value. Columns containing numbers can be filtered by numerical value. Columns which may not be filtered (like the Overlay Color column) will lack a filter icon in the filter row.

To add a filter to a column, the Filter Row must first be visible. (Select the **Toggle Filter Row Visibility** action to show the row if necessary.) Then simply left-click the mouse on the filter icon (∇) for the desired column, which causes a data-appropriate filter dialog to appear. Next, fill in the desired filter values and press **Apply** to apply the filter to the clock


regions in the table. All values matching that filter will be retained, and all other values will be excluded. Additionally, the background color of the filtered column will change to a bright yellow to indicate the filter is active, and the filter icon at the head of the column will also change to the active filter icon (Υ).

To edit (or clear) an existing filter, simply left-click the mouse on the active filter icon (Υ), which again causes the dataappropriate filter dialog to appear, this time pre-populated with the current column filter setting. Change the filter value and press **Apply** again to edit the filter, press **Cancel** to leave the filter unchanged, or press **Clear** to remove the filter from the column. If the filter is cleared, the background color of the column will return to the default background color, and the filter icon will also change to the inactive version (Υ).

Critical Path Diagram View

The Critical Path Diagram view will provide a graphical representation of a single critical path. Selecting a row in the Critical Paths View (see page 85)'s table will cause the Critical Path Diagram view's diagram to update so that it contains a graphical representation of the selected critical path. The graphical representations will consist of circular nodes (representing instances) connected by arrows (representing one or more nets). Similar to the Floorplanner View (see page 89), the Critical Path Diagram view contains a Fly-out Palette of display options on the right, and a collection of buttons at the top. The colors used in the Critical Path Diagram view are configured via the Critical Path Diagram View Preference Page (see page 192). For details on usage of the diagram view, please see Using Critical Path Diagrams (see page 306) or Analyzing Critical Paths (see page 303).

By default, the Critical Path Diagram view is included in the Floorplanner perspective (see page 23). To add it to the current perspective, select **Window** \rightarrow **Show View...** \rightarrow **Critical Path Diagram**.



When no critical path is selected in the Critical Paths View (see page 85), the diagram will display a warning.

🔁 Critical Path Diagram 🛛	No. 19 10 10 10 10 10 10 10 10 10 10 10 10 10	Q 0		. –	1
	Please select a single path (row) in the Critical Paths View to show a diagram			<	•
<			>		

Table 21: Critical Path Diagram View Toolbar Buttons

Icon	Action	Description
ß	Selection tool	Controls the behavior of the mouse while in the Critical Path Diagram view. The selection tool creates a selection rectangle when the user drags with the left mouse button. Any objects in the selection rectangle are either added to or removed from the current ACE selection set, as configured in the fly-out palette.
••	Movement tool	Controls the behavior of the mouse while in the Critical Path Diagram view. The movement tool pans the view when the user drags with the left mouse button.
Q	Zoom tool	Controls the behavior of the mouse while in the Critical Path Diagram view. The zoom tool creates a zoom-in rectangle when the left mouse button is pressed and held, then dragged to the lower-right. The zoom tool creates a zoom-out line when the left mouse button is pressed and held, then dragged to the upper-left.
٠	Zoom in	Increases the current zoom level in the Critical Path Diagram view by 200%.
Q	Zoom out	Decreases the current zoom level in the Critical Path Diagram view by 200%.

The user may also right-click on an instance or net within the diagram to display a context menu of additional actions.

Table 22: Critical Path Diagram View Context Menu Actions

Icon	Action	Description
÷	Add to Selection	The instance or net under the mouse will be added to the ACE selection set (and be painted in the selection color).
	Remove from Selection	The instance or net under the mouse will be removed from the ACE selection set if currently selected (and will thus no longer be painted the selection color).
1	Highlight	Sets the highlight color for the instance or net under the mouse to the currently-chosen view highlight color.
	Choose highlight color	Determines which color will be applied to instances/nets the next time the Highlight action is selected for this view.
×	Un-Highlight	Turns off the highlight color for the instance or net under the mouse.
Q	Zoom To	Pans and zooms the Floorplanner view (not this view) to the closest zoom that still displays (centered) the entire instance or net currently under the mouse in the Critical Path Diagram.
		Attempts to open a text editor to the file and line number relevant to the instance or net under the mouse.



lcon	Action	Description
	Show in Netlist	Caution! This is Early Access functionality; this may not always open the text editor to the expected location.
	Fix Placement of Instance	Causes the placement state of the Instance under the mouse cursor to change from unfixed (or soft) to fixed.
	Unfix Placement of Instance	Causes the placement state of the Instance under the mouse cursor to change from fixed to unfixed (or soft).
	Unplace Instance	Causes the placed instance under the mouse cursor to be unplaced, vacating the site.
	Unplace All Selected Instances	Causes all Instances currently in the ACE Selection Set (as listed in the Selection View (see page 155)) to be unplaced at once (this is much more efficient than unplacing multiple instances individually).

Fly-Out Palette

The following options are available in the fly-out palette in the Critical Path Diagram view.

Selection

The 😽 Selection Options control the selection of objects in the Critical Path Diagram view.

Table 23: Selection Options

Option	Default	Description				
Select	Enabled	This radio button controls the action applied to objects in the selection region. This setting causes the objects to be added to the current ACE selection set.				
Deselect	Disabled	This radio button controls the action applied to objects in the selection region. This setting causes the objects to be removed from the current ACE selection set.				

Label

The Eabel options control the text labels on graph nodes and arrows (instances and net abstractions) in the Critical Path Diagram view. Note that these labels are only displayed when there is enough room for them to be printed on-screen. It may be necessary to **Zoom In** to provide sufficient area for all the desired text to be displayed.

Table 24: Label Options

Option	Description
Instance Names	Displays the instance name each graph node represents.
Instance Types	Displays the instance type (cell) for each graph node.
Net Names	Displays the net name represented by each arrow.
Delays	Displays the delay (in ps) to traverse each node or arrow.
Fanouts	Displays the fanout of the net represented by the arrow.

Tool Tip Text

The Tooltip options control the tooltip content while hovering over graph nodes and arrows in the Critical Path Diagram view.

Table 25: Tooltip Options

Option	Description
None	No tooltips will be displayed for nodes or arrows.
Instance Names	Displays the instance name each graph node represents.

Option	Description
Instance Types	Displays the instance type (cell) for each graph node.
Net Names	Displays the net name represented by each arrow.
Pin Names	Displays source and sink pin names for nets.
Delays	Displays the delay (in ps) to traverse each node or arrow.
Fanouts	Displays the fanout of the net represented by the arrow.

Critical Paths View

The Critical Paths view provides a table of critical paths resulting from running timing analysis. This view (in cooperation with the Critical Path Diagram View (see page 81)) displays critical path details, manages selection of objects on critical paths, and highlights critical paths in the Floorplanner View (see page 89).

Clicking on a row in the table enables the toolbar buttons for analyzing the associated critical path, and causes a graphical diagram of the associated critical path to be displayed in the Critical Path Diagram View (see page 81). Clicking on a column header sorts the table according to that column's data.

By default, the Critical Paths view is included in the Floorplanner perspective (see page 23). To add it to the current perspective, select **Window** \rightarrow **Show View...** \rightarrow **Critical Paths**.

lcon	Action	Description				
•+•	Select path	Adds the selected critical path in the table to the current ACE selection set.				
-10 -10 -10	Select pins	Adds pins on the selected critical path in the table to the current ACE selection set.				
••	Select instances	Adds instances on the selected critical path in the table to the current ACE selection set.				
●[¹⁰	Select nets	Adds nets on the selected critical path in the table to the current ACE selection set.				
Q	Zoom to path	Zooms the Floorplanner view to a region containing the selected critical path in the table.				
Ē	Print Path Details	Prints a detailed report of the selected critical path in the table to the text output in the TCL Console view.				
÷	Save Script File	Displays the Save Script File dialog, allowing the user to save a TCL script of find commands for use in the schematic viewer of the synthesis tool.				

Table 26: Critical Path View Actions

The view is primarily made up of a tree table, with each branch of the tree representing a separate clock domain. The most critical path of each clock domain will be the branch node, with all other paths from that clock domain acting as

leaves for that branch. Setup violations are considered "worse" than hold violations, thus any setup violation will take precedence over hold violations as the branch node, regardless of relative slack values.

Highlight	Clock Domain	Path	Slack	Туре	Source	Destination
7 🗌 📕	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[0]	s29	-0.944	Setup Check Violated	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_fifo.u_fifo.if_num_fu
	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[0]	s31	-0.944	Setup Check Violated	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_fifo.u_fifo.if_num_fu
	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[0]	s34	-0.944	Setup Check Violated	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_fifo.u_fifo.if_num_fi
	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[0]	s35	-0.944	Setup Check Violated	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_fifo.u_fifo.if_num_fi
	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[0]	s36	-0.944	Setup Check Violated	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_fifo.u_fifo.if_num_fu
	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[0]	s37	-0.944	Setup Check Violated	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_	pcie_complete_core_vc1.u_axi_fifo.genblk6.u_c2s0_r_fifo.u_fifo.last_cont
	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[0]	s30	-0.658	Setup Check Violated	pcie_complete_core_vc1.u_axi_fifo.genblk8.u_c2s1_r_	pcie_complete_core_vcl.u_axi_fifo.genblk8.u_c2s1_r_fifo.u_fifo.if_num_f
	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[0]	s32	-0.658	Setup Check Violated	pcie_complete_core_vc1.u_axi_fifo.genblk8.u_c2s1_r_	pcie_complete_core_vcl.u_axi_fifo.genblk8.u_c2s1_r_fifo.u_fifo.if_num_fr
	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[0]	s38	-0.658	Setup Check Violated	pcie_complete_core_vc1.u_axi_fifo.genblk8.u_c2s1_r_	pcie_complete_core_vc1.u_axi_fifo.genblk8.u_c2s1_r_fifo.u_fifo.if_num_fr
	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[0]	s33	-0.601	Setup Check Violated	pcie_complete_core_vc1.u_axi_fifo.genblk1.s2c_arese	pcie_complete_core_vc1.u_axi_fifo.genblk2.u_s2c0_w_fifo.u_fifo.x_fifo_co
	u_pll.SE_APLL_0_pcie_pll_APLL.iACX_PLL/ogg_gm_clk[1]	s19	0.050	Setup Check Met	pcie_complete_core_vc1.u_axi_fifo.genblk2.u_s2c0_w	pcie_complete_core_vc1.u_axi_fifo.genblk2.u_s2c0_w_fifo.u_fifo.if_num_f
	pcie_complete_core_vc1.x_pcie.pipe_if.inst_In0_serdes/o_	s10	0.523	Setup Check Met	sac_mgmt_dl_link_up_o	mgmt_dl_link_up_o_reg_Z
	apb_pclk	s0	6.720	Setup Check Met	sac_o_sbus_ack	u_sbus_if.rd_data_shift_in_Z[31]

Figure 9: Screenshot of the Critical Path View

Entries in the table are always grouped by clock domain, with individual paths sorted within a clock domain. The clock domains themselves are (by default) sorted from most critical to least critical.

Default sort order, from most critical to least critical, of the critical paths:

- 1. Setup violations, from the most negative slack value to zero
- 2. Hold violations, from the most negative slack value to zero
- 3. Setup met, from zero to the most positive slack
- 4. Hold met, from zero to the most positive slack

Table 27: Critical Path View Table Columns

Column	Description
Highlight	Allows the user to highlight the path in the Floorplanner view, using the checkbox. Also allows the user to configure the highlight color of the path by clicking on the color selector box.
Clock Domain	Displays the clock domain name of the path.
Path	Displays the unique path ID (used in the Timing Report (see page 223)).
Slack	Displays the slack for the path in ns.
Туре	Displays the path type.
Source	Displays the source instance of the path.
Destination	Displays the destination instance of the path.

By default, the highlight colors for the Setup Violation and Hold Violation path types will range from red (the worst slack values) through orange to yellow (any Violation slack values close to zero). The default highlight color of Slack Met and Hold Met path types will always be green, and will not vary by reported slack value.

The View's local pull-down menu (found to the right of the View's Toolbar buttons) contains some additional controls for the view: four filters to control which Types of paths are displayed in the table, as well as shortcuts to run the four stages of timing analysis. As mentioned previously, the most critical path within each clock domain is always displayed, regardless of the type filter settings. (Every clock domain is always represented in the tree table by at least one row of data.)

Table 28: Critical Paths View Drop-down Menu Actions

Action	Description
Show Clock Paths	If checked, highlighted critical paths in the Floorplanner View will show the clock routing segments as part of the critical path. If unchecked, only the data portion of the critical path will be displayed.
Show Setup Violations	If checked, Setup Violation leaf nodes are shown in the treetable. If unchecked, these leaf nodes are hidden.
Show Hold Violations	If checked, Hold Violation leaf nodes are shown in the treetable. If unchecked, these leaf nodes are hidden.
Show Setup Met	If checked, Setup Met leaf nodes are shown in the treetable. If unchecked, these leaf nodes are hidden.
Show Hold Met	If checked, Hold Met leaf nodes are shown in the treetable. If unchecked, these leaf nodes are hidden.
Run Prepared Timing Analysis	If selected, runs the Prepared Timing Analysis flow step.
Run Post-Place Timing Analysis	If selected, runs the Post-Place Timing Analysis flow step.
Run Post-Route Timing Analysis	If selected, runs the Post-Route Timing Analysis flow step.
Run Final Timing Analysis	If selected, runs the Final Timing Analysis flow step.

Download View

The Download view provides a graphical interface for playing a STAPL file to an Achronix FPGA connected via a Bitporter pod or FTDI FT2232H device. By default, the Download view is included in the Programming and Debug Perspective (see page 23). To access the Download view, select **Window** \rightarrow **Show View...** \rightarrow **Others** \rightarrow **Download View**.

When the Download view opens, the windows may need to be resized for optimal viewing.

While using the Download view, it is strongly recommended that the Tcl Console View (see page 164) be kept visible to display any status or error messages returned from the external acx_stapl_player process.

A

The JTAG connection must be configured before using the Download View!

ACE interacts with the FPGA using the JTAG interface through a Bitporter pod or FTDI FT2232H device. This JTAG interface must be properly configured in ACE before using the Download view. The configuration is managed using the Configure JTAG Connection Preference Page (see page 191), which is easily accessible by pressing the **Configure JTAG Interface** ($\stackrel{e}{=}^{0}$) button in the Download view. See Configuring the JTAG Connection (see page 310) for more details.

See also: Playing a STAPL File (Programming a Device) (see page 331).

🖻 SnapShot Debugger 🔁 Download 🖾 🔟 JTAG Browser 🛛 🕒 🖆 🖓					
▼ STAPL Design File					
Select the bitstream file (*.jam) to be used.					
STAPL Design File:					
Oefault File from Current Design/Impl					
Manual Selection Browse					
C:\Users\vmuser1\Documents\quickstart\impl_1\output\quickstart.jam	Ŧ				
This section displays the valid Actions (and the potentially toggle-able					
Procedures) found within the selected bitstream file.					
Run Selected Action:					
Run 'PROGRAM_ENCRYPTED' on the Connected Device					
STAPL Actions and Procedures:					
Refresh Lists from STAPL File Selected Above					
Action Name Description	*				
PROGRAM_ENCRYPTED program the ac22ihd1000 device with an a	e!				
READ IDCODE read the device id code	Ŧ				
<					
Run Procedure Name Execution State	-				
DO_RESET_CHIP					
DO_ENTER_JTAG					
	Ψ.	9			
Run Selected Action:					
Run 'PROGRAM_ENCRYPTED' on the Connected Device					

Table 29: Download View Options

	Option	Description
s	TAPL Design File	
	Default File from Current Design / Impl	The STAPL design file will correspond to the bitstream file of the currently active implementation (design_name.jam), as generated during the Generate Bitstream Flow Step (see page 218).
	Manual Selection and Browse	Allow the user to choose / enter any STAPL design file from the file system. The textfield showing the filename is also a drop-down combo-box of the last fifteen *.jam files selected.
s	TAPL Actions and Proc	cedures
	Refresh lists from STAPL file selected above	Button to refresh the lists of actions and procedures to match those found in the selected STAPL file.

	above	
	Action Name	Lists the Actions contained in the selected STAPL file.
	Description	Lists the description for each Action found in the file.
	Run	Allows the named Procedure to be run or bypassed. Icons indicate: = Required (will always be run; cannot be deselected) = Deselected (will not be run; may be toggled) = Selected (will be run; may be toggled)
	Procedure Name	Displays the names of the Procedures comprising the selected Action, in execution order.
blank (required)optional (disabled by		 Displays the execution state of a Procedure. Values include: blank (required) optional (disabled by default, but may be enabled) recommended (enabled by default, but may be disabled)
	tun ' <i>Selected Action</i> ' on ne Connected Device	Using the selected active Procedures, plays the selected Action to the connected Achronix FPGA. Equivalent to TCL command run_stapl_action.

Floorplanner View

The Floorplanner view provides a graphical view of the physical layout of the device. This view allows the user to visualize the device, place and route data, critical paths, and the current selection set. The view allows the user to zoom out to see a general overview of the user's design mapped onto the device, or the user may zoom in to see specific details.

Clicking on the tall narrow arrow button on the far right of the Floorplanner view shows or hides the Fly-Out Palette (see page 92) of display options.

By default, the Floorplanner view is included in the Floorplanner perspective (see page 23). To add it to the current perspective, select **Window** \rightarrow **Show** View \rightarrow **Other...** \rightarrow **Floorplanner**.

See also: Viewing the Floorplanner (see page 291), Pre-placing a design (see page 297), Floorplanner View Colors and Layers Preference Page (see page 194), and Floorplanner View Optimizations Preference Page (see page 198).





Figure 10: Screenshot of Floorplanner View, Including Expanded Fly-Out Palette



lcon	Action	Description
-	Placement Region tool	Controls the behavior of the mouse while in the Floorplanner view. Allows the manipulation of Placement Regions and Placement Region Constraints (see page 335). When the Placement Region Tool is active, the user may use the mouse to create new placement regions (see page 335), move (see page 337) or resize (see page 337) existing placement regions, and/or assign objects to placement region constraints (see page 338).
ß	Selection tool	Controls the behavior of the mouse while in the Floorplanner view. The selection tool creates a selection rectangle when the left mouse button is pressed and held. Any objects in the selection rectangle are applied with the current selection action, as configured in the fly-out palette.

lcon	Action	Description
	Placement tool	Controls the behavior of the mouse while in the Floorplanner view. The placement tool either pans the view or allows drag-and-drop placement of instances with the mouse drag when the left mouse button is pressed and held.
Q	Zoom tool	Controls the behavior of the mouse while in the Floorplanner view. The zoom tool creates a zoom-in rectangle when the left mouse button is pressed and held, then dragged to the lower-right. The zoom tool creates a zoom-out line when the left mouse button is pressed and held, then dragged to the upper-left.
€	Zoom in	Increases the current zoom level in the Floorplanner view by 200%.
Q	Zoom out	Decreases the current zoom level in the Floorplanner view by 200%.
-2	Save Pre- placement Constraints	Opens the Save Placement dialog (see page 182) allowing the user to save the current placement to a pre-placement constraints file (.pdc).

The user may also right-click on an Instance or Net within the Floorplanner to display a context menu of additional actions.

 Table 31: Floorplanner View Context Menu Actions

lcon	Action	Description
+	Add to Selection	The Instance or Net under the mouse will be added to the ACE selection set (and be painted in the Selection color).
	Remove from Selection	The Instance or Net under the mouse will be removed from the ACE selection set if currently Selected (and will thus no longer be painted the Selection color).
1	Highlight	Sets the highlight color for the Instance or Net under the mouse to the currently-chosen Floorplanner view highlight color.
	Choose highlight color	Determines which color will be applied to Instances/Nets the next time the Highlight action is selected for this view.
×	Un-Highlight	Turns off the highlight color for the Instance or Net under the mouse.
Q	Zoom To	Pans and zooms the Floorplanner view to the closest zoom that still displays (centered) the entire Instance or Net under the mouse.
	Show in	Attempts to open a text editor to the file and line number relevant to the Instance or Net under the mouse.
	Netlist	A This is Early Access functionality; this may not always open the text editor to the expected location.

Fix Placement of Instance	Causes the placement state of the Instance under the mouse cursor to change from unfixed (or soft) to Fixed.
Unfix Placement of Instance	Causes the placement state of the Instance under the mouse cursor to change from Fixed to unfixed (or soft).
Unplace Instance	Causes the placed instance under the mouse cursor to be unplaced, vacating the site.
Unplace All Selected Instances	Causes all Instances currently in the ACE Selection Set (as listed in the Selection View (see page 155)) to be unplaced at once. (This is much more efficient than unplacing multiple instances individually.)

Panning and Zooming

The Floorplanner view allows the user to zoom in and out, to see more or less details respectively. There are several ways the user may change the zoom level: with the mouse scroll wheel, the () **Zoom In** and () **Zoom Out** buttons in the toolbar, and keyboard shortcuts are the most frequently used. See the task Zooming the Floorplanner In and Out (see page 291) for complete details.

Most of the other views within the Floorplanner Perspective also include context-sensitive Actions to **Zoom To** chosen individual objects or groups of objects – these actions will cause the Floorplanner to center the chosen object(s) in the Floorplanner, and to change the zoom level so that the chosen object(s) are as large/detailed as possible without overflowing the visible area.

When zoomed in, the FPGA will require more area than can easily fit in the view, making it necessary to pan the view around to see the different areas of the FPGA. Panning is most frequently performed using the arrow keys on the keyboard, mouse interactions with the scrollbars, or the Placement Tool's drag-and-drop interactions. See the task Floorplanner Panning (see page 292) for complete details.

When painting objects in the Floorplanner, when the view is zoomed out, some objects will become too small to be rendered with any detail. These objects will be painted, at a minimum, as a single pixel of the appropriate color.

Empty Sites (those without a placed instance) are a special case. Unless Selected, sites that are too small will not be painted at all, even if layer settings would otherwise allow them to be visible. Selected sites will always be painted, with a minimum size of a single pixel.

When a single pixel represents multiple objects, as will happen when zoomed all the way out, ACE will paint only the most critical or most important object state at that pixel location, so the single pixel will be the most critical or most important color. The relative priorities of the states are described in Instance States (see page 229).

Fly-Out Palette

The following options are available in the fly-out palette in the Floorplanner view:

Layers

The E Layer Options control several layers of visible data in the Floorplanner view, allowing a user to filter the view so it contains a desired subset of all the available information.

Table 32: Layer Options

Option	Default	Description
Instances	Enabled	This layer shows all placed instances.
Selected		This layer shows flylines representing the net connections of selected instances (instances in the ACE selection set).
Instance Flylines	Disabled	The displayed flylines are filtered by the Non-clock Routes and Clock Routes layer checkboxes. If only Clock Routes is checked, then only the flylines for clock nets of the selected instance(s) are displayed.
Clock Nets	Enabled	This layer shows all clock nets.
Non-clock Nets	Enabled	This layer shows all non-clock nets.
Routing Status		
Onon		Toggles the display of Open portions of a net. Open Connections are displayed in the same color as the routed portion of a net, but with a dotted line instead of a solid line. Open connections are a subset of a normal net, and are thus also managed by the layer options for Non-clock Routes , Clock Routes , and Route Drawing Mode .
Open Connections	Disabled	Performance Note Dotted lines, as used for Open Connections, are much slower to render than solid lines. Thus, it is recommended that Open Connections remain disabled unless they are specifically needed for debugging purposes.
Open Pins	Disabled	Toggles the display of squares (red by default) highlighting the pins at the endpoints of Open Connections.
Overflows	Disabled	Toggles the display of diamonds (orange by default) highlighting pins where route overflows occur. (This is very rare.)
Pins	Disabled	This layer shows all pins on each Site
Sites	Enabled	This layer shows all the Sites on the device.

A note about Open Connections and Open Pins

When displaying an Open Connection for a placed instance, if the specific source and/or sink pins are not yet known (or not yet specified by the router), the connection will be rendered to/from the center of the placed instance instead of to/from a specific pin. Likewise, when specific pins are not known, the **Open Pins** squares (red by default) will be rendered in the center of the placed instance instead of on a specific pin. (Open Connections and Open Pins will not, of course, be rendered for unplaced instances.)

Be aware that in a placed design that has not yet been routed, all nets will be considered Open Connections. Enabling **Open Pins** can make it much easier to find unrouted portions of a mostly routed design when zoomed out. But users should be aware this may be overwhelming on a large design that has been placed but not yet routed. (Every unrouted net is considered Open, thus in an unrouted design, every endpoint of every net will display an Open Pin square, merging into a single large mass of color when zoomed out.)

Objects in the ACE Selection Set are always visible

By default, any/all objects in the current ACE selection set (as shown in the Selection view (see page 155)) are always visible in the Floorplanner, regardless of the chosen "Layers" filter settings. This means even if the **Instances** layer is disabled, any Instances in the current ACE selection set will still be painted in the Selected Instances color (by default a bright green). Details of this behavior may be tweaked on the Floorplanner View Colors and Layers Preference Page (see page 194).

In addition to the layers listed in the table, there are several other types of information displayed in the Floorplanner enabling and disabling the display of these other types of information is controlled from other views. For example: the visibility of individual Clock Regions is controlled from the Clock Regions view (see page 77); the visibility of individual Placement Regions is controlled from the Placement Regions view (see page 140); and the visibility of individual Critical Paths is controlled from the Critical Paths view (see page 85).

Highlighting

Special colored Highlighting of objects in the Floorplanner is possible via Tcl (see the highlight command) and/or may be triggered via associated highlighting actions in most of the other Views in the Floorplanner Perspective. Highlighted objects will only be visible in the Floorplanner if the appropriate Layer is enabled, and the highlight color will only be used if the object is not currently a member of the ACE Selection set. (By default, the Selection color takes precedence over the highlight color, which in turn takes precedence over the default color of the object. Further information about precedence of these states for Instances can be found under Instance States (see page 229), and can be partially reconfigured in the Floorplanner View Colors and Layers Preference Page (see page 194). Additional info regarding highlighting may be found at Highlighting Objects in the Floorplanner View (see page 294).)

Selection

The Selection Options control the selection of objects with the mouse in the Floorplanner view. Selected objects will be added to the ACE Selection Set, and displayed appropriately in the Selection View (see page 155).

Table 33: Selection Options

Option	Default	Description
Instances	Enabled	This option enables visible instances to be selected. If not checked, instances in the selection region are not added to the ACE selection set.
Nets	Enabled	This option enables visible nets to be selected. If not checked, nets in the selection region are not added to the ACE selection set.

Option	Default	Description
Pins	Disabled	This option enables visible user design pins to be selected. If not checked, pins in the selection region are not added to the ACE selection set.
Paths	Disabled	This option enables visible paths to be selected. If not checked, paths in the selection region are not added to the ACE selection set.
Sites	Disabled	This option enables visible sites to be selected. If not checked, sites in the selection region are not added to the ACE selection set.
Action		
Select	Enabled	This radio button controls the action applied to objects in the selection region. This setting causes the objects to be added to the current ACE selection set.
Deselect	Disabled	This radio button controls the action applied to objects in the selection region. This setting causes the objects to be removed from the current ACE selection set.
Remove Placement	Disabled	This radio button controls the action applied to enabled objects in the selection region. This setting causes the placed instances to be un-placed.
Fix Placement	Disabled	This radio button controls the action applied to enabled objects in the selection region. This setting causes the soft-placed instances to attempt to have fixed placement at the same site.
Un-fix Placement	Disabled	This radio button controls the action applied to enabled objects in the selection region. This setting causes any fixed-placed instances to change to soft placement at the same site.

Selection actions with the mouse are filtered by Layers visibility

If **Instances** is checked under "Selection" but not under "Layers", it will not be possible to perform selection actions upon instances in the Floorplanner View using the mouse.

For example, this will allow users to perform selection actions on only clock routes or only non-clock routes as desired, by simply setting the "Layers" filters appropriately.

Placement

The ***** Placement Options control the drag-and-drop placement behavior in the Floorplanner view.

Table 34: Placement Options

Option	Default	Description
Group Placement	Disabled	[Expert Functionality] This option controls whether single instances or groups of instances are placed with the drag-and-drop action of the Placement Tool. Group Placement requires a group of instances to be in the ACE Selection Set prior to initiating drag and drop. Group Placement will only succeed in very specific circumstances, thus this setting should only be enabled by expert users who understand the caveats.

Option	Default	Description
Fixed Placement	Enabled	This option controls whether the drag-and-drop placement of an instance should be considered fixed or soft. Fixed placements are not changed by the placer. Soft placements are taken as a placement hint and may be changed by the placer.

When pre-placing objects (for a pre-placement constraints .pdc file), **Fixed Placement** should always be enabled.

Tool Tip Text

The Tooltip options control the tooltip content while hovering over visible objects in the Floorplanner view.

Table 35: Tooltip Options

Option	Default	Description					
Allow Tooltips	Enabled	Allows users to enable/disable Tooltip support for the Floorplanner without needing to toggle all the individual checkboxes.					
Instance Names	Enabled	Includes the names of all placed instances under the current mouse position in the tooltip text.					
Port Names	Enabled	Includes the RTL port names of placed instances under the current mouse position in the tooltip text.					
Net Names	Enabled	Includes all net names under the current mouse position in the tooltip text.					
Pin Names	Disabled	Includes all user design pin names under the current mouse position in the tooltip text.					
Site Names	Enabled	Includes all leaf site names under the current mouse position in the tooltip text.					
Site Types	Enabled	Includes the site cell type of each leaf site under the current mouse position in the tooltip text					
Site Pin Names	Disabled	Includes all site pin names under the current mouse position in the tooltip text.					
Device Port Names	Enabled	Includes the top-level port names of the target device under the current mouse position in the tooltip text.					
		Includes the subtile coordinates under the current mouse position in the tooltip text.					
Subtile Coordinates	Enabled	 Note Subtile coordinates may be used with placement region commands on the Tcl command line. 					

Partition Names	Enabled	Includes all partition names under the current mouse position in the tooltip text.

Tooltips are filtered by Layers Visibility

If **Instance Names** is checked under "Tool Tip Text" but **Instances** is not checked under "Layers", it will not be possible to see instance names in the tooltips.

Label

The E Label options control the text labels on objects in the Floorplanner view.

Table 36: Label Options

Option	Default	Description				
None Enabled This option disables label display.						
Instance Names	Disabled	This option displays the instance names on placed instances.				
Port Names Disabled This option displays the RTL port names on placed instances.						
Site Names	ames Disabled This option displays the full site names on each leaf site.					
Site Types	Disabled	This option displays the site cell type on each leaf site.				
Device Port Names	Disabled	This option displays the top-level port names of the target device connected to the I/O site.				

Flow View

The Flow view provides a hierarchical view of Flow Steps (see page 218) that can be performed on the Active Project and Implementation (see page 217). From here, flow steps can be run and Flow Status (see page 222) viewed. Flow steps are not able to run unless an active implementation is selected in the Projects View (see page 144). When running flow steps, the implementation options (see page 127) of the active implementation are used to govern the behavior of the flow. Be aware that altering the value of an implementation option will clear the flow state of all downstream flow steps, changing them from the **Complete** state back to **Incomplete**.

By default, the Flow view is included in the Projects perspective (see page 23). To add it to the current perspective, click **Window** \rightarrow **Show View** \rightarrow **Other...** \rightarrow **Achronix** \rightarrow **Flow**.

For more details, see the Flow (see page 217) concept and the tasks for Running the Flow (see page 261).




Table 37: Flow View Icons

State	Flow Category	Flow Step
Incomplete	•	A
Running	0	0
Complete	θ	~
Disabled	θ	
Warning	Â	Δ
Error	×	×

Note

If the 1 icon appears on a Flow Category or Flow Step, this typically means ACE has detected changes to project source files, where the current source files on disk no longer match the design currently in memory. See Detecting Changes to Project Source Files (see page 279).

Table 38: Flow View Actions

lcon	Action	Toolbar Button	Context Menu	Description	
	Run Flow	Y		Runs all the enabled flow steps sequentially from the beginning of the flow.	
	Resume Flow	Y		Resumes running the flow from the last completed flow step. If no flow steps have been attempted yet, then this action behaves identically to Run Flow .	
	Show Multiprocess View	Y		Launches the Multiprocess View (see page 116), which allows the user to manage multiple runs of the flow in parallel.	
				Stops the execution of any flow steps after the currently running flow step. Also attempts to interrupt the currently running flow step if possible.	
	Stop flow	Y	Y	 Note Some flow steps, such as FPGA Download, are currently unable to be interrupted while running. 	
	Run Selected	lected	Y	Runs the selected flow step, also running any required preceding flow steps that have not yet run. Preceding flow steps that are enabled but not required will be skipped.	
	Flow Step			 Note Double-clicking on a flow step is equivalent to this action. 	
•	Re-Run Flow		Y	Runs all the enabled flow steps sequentially from the beginning of the flow. Behavior is now identical to Run Flow .	
	Po Pun	Re-Run			Behaves identically to Re-Run Flow , unless Incremental Compilation is enabled. If Incremental Compilation is enabled, this additionally forces a full recompile of all partitions; any prior partition state is ignored (and overwritten).
	Flow with "- ic init"		Y	Caution! This action is only relevant when Using Incremental Compilation (Partitions) (see page 343). If Incremental Compilation is disabled, this action behaves identically to Re-Run Flow .	
				Issues a clear_flow (see page 447)TCL command. All flow categories and flow steps with the state of Complete or Error are reset to the state of Incomplete. Additionally, the state of the current active project and implementation are cleared, as if they had not yet been run through the flow.	

1

lcon	Action	Toolbar Button	Context Menu	Description
	Clear Flow		Y	Note This does not remove any prior saved state from the hard drive. Any prior saved state may subsequently be (re-)loaded, including any partition state for incremental compilation.
4	Create Flow Step		Y	Displays an interactive dialog for creating a user defined flow step (the dialog includes a prompt for which single TCL command should be invoked for this step) at the selected location within the flow. Caution! Creation of user-defined flow steps is only recommended for advanced users.
4	Remove Flow Step		Y	Removes a selected user-defined flow step. Only steps the user has created with Create Flow Step may be removed; this action can not be used to remove 'reserved' steps.

The current Flow Mode setting impacts which Flow Steps will be executed.

The implementation option for Flow Mode (see page 222) affects which flow steps will be executed during the **Run Flow**, **Resume Flow**, **Re-Run Flow**, and **Re-Run Flow with "-ic init"** actions (or related Tcl commands).

HW Demo View

A

A

 \mathbf{A}

The JTAG connection must be configured before using the HW Demos!

ACE interacts with the FPGA using the JTAG interface through a Bitporter pod or FTDI FT2232H device. This JTAG interface must be properly configured in ACE before using the HW Demo functionality. The configuration is managed using the Configure JTAG Connection Preference Page (see page 191). See Configuring the JTAG Connection (see page 310) for more details.

The DCC connection must be configured before using the HW Demos!

ACE interacts with the HW Demo designs (and reference designs) using the DCC interface to the FPGA through a USB cable (not the Bitporter). This interface must be properly configured in ACE before using the HW Demo functionality. The configuration is managed using the Configure DCC Connection Preference Page (see page 190). See Configuring the DCC Connection (see page 308) for more details.

The HW Demo view provides a graphical interface for demonstrating particular aspects of a user selected device, using provided sample designs. These sample designs are typically provided as self-documenting overlays for the standard ACE installation.

By default, the HW Demo view is included in the HW Demo Perspective (see page 23). To access the HW Demo view from any other perspective, select **Window -> Show View -> Other... -> Achronix -> HW Demo**.

Before any demo overlays are installed, there will be no demo designs available. In that case, the view will display minimal information:

🖶 HW Demo 🏾		, 🗆				
	on and Download constration design and download it to the chip.	4 III				
Target Device:	No Demos Designs Installed 🔹					
Demo Design:	No Demo Designs Installed 🛛 👻					
Download	Bitstream File: N/A Created: N/A					
▼ Demo Control and Status - Not Available						
	ill include custom controls and status for the once demos are installed	Ŧ				

After demos are installed as ACE overlays, from this view the user will be able to view the status of various board components updating in real-time as the demonstration design is running on the connected board. For example, in a basic fabric demonstration, when the user changes an associated DIP switch it is reflected in the view display; likewise when an LED on the board changes state (on/off) it is reflected in the view. Individual memory locations may be read and examined, and new values may be entered and "pushed" out to the target device.

Most hardware demos (including reference designs) are designed to show the features of the various hard IP blocks integrated into the target Achronix FPGA. Each demo or reference design installation package will come with associated documentation specific to the design.

Talk to your Achronix Marketing contact or FAE to request access to the demos appropriate to your development board.

See also: Running the HW Demo (see page 340).

Table 39: HW Demo View Toolbar Buttons

lcon	Action	Description
	Configure DCC Interface	Opens the preferences dialog to the Configure DCC Connection Preference Page (see page 190).
₽	Configure JTAG Interface	Opens the preferences dialog to the Configure JTAG Connection Preference Page (see page 191).

Table 40: HW Demo View Options

Option	Description				
Demo Selection and Download					
Target Device	List of FPGA devices that have demonstration designs				
Demo Design	List of demonstration designs for the currently selected device				
Download	Loads the currently selected demonstration design into the attached board				
Board Stat	us				
LED State	Visually represents relevant LED's from the attached board. When an LED changes state on the board, it is reflected in the view's LED display. Clicking on an individual LED in the view will cause the corresponding LED on the attached board to toggle its state				
DIP Switch State	Visually represents the eight DIP switches from the attached board. When a switch changes state on the board, it is reflected in the DIP switch display. Clicking on an individual switch in the view will <i>not</i> cause the corresponding switch on the attached board to toggle its state				
Device State	Displays DCC connection status and demo version number.				
Demo Con	trol and Status				
	find amongtration design has a simple user interface that is presented in the better costion of the view. An				

Each specific demonstration design has a simple user interface that is presented in the bottom section of the view. An example interface might provide a facility for reading and writing values to user specified addresses.

1 Note that the Board Status section may not be present in all HW Demo (and reference) designs.

I/O Designer Toolkit Views

The I/O Designer Toolkit views provide a set of fully integrated I/O ring design tools, enabling the user to:

- Combine I/O ring IP configuration files (.acxip) into a complete I/O ring design.
- View and update dynamic I/O ring resource utilization.
- View and update (using drag and drop) dynamic I/O ring floorplan layout.
- View dynamic I/O ring package ball layout and pin assignment report.
- Automatically complete full I/O ring final DRC, in real time.
- Automatically complete full I/O ring timing closure, in real time.
- Automatically complete full I/O ring place and route, in real time.
- Generate complete package ball pin assignment, power, and utilization reports.

- Generate a full I/O ring simulation model that is 100% correctly configured, and has wrappers tailored specifically to the user design.
- Generate pin placements PDC, Verilog wrappers, and port lists for the core user design.
- Generate the full I/O ring bitstream.
- Quickly and easily combine existing I/O ring IP configuration files (.acxip) from an existing ACE project into new ACE projects to create multiple designs.

Caution!

A

The I/O Designer views and features are only applicable to specific Achronix devices, such as the Speedster7t AC7t1500 device.

I/O Designer Toolkit Views

The views in the I/O Designer Toolkit are:

I/O Ring Design File Generation

Clicking the **Generate I/O Ring Design Files** toolbar button opens the Generate I/O Ring Design Files Dialog, which lets the user select the outpu directory for all the customized I/O ring design files, including:

- Complete package ball pin assignment, power, and utilization reports.
- Pin placements PDC, Verilog wrappers, and port lists for the core user design.
- The full I/O ring bitstream, which will be automatically combined with the core user design bitstream in ACE at the end of the normal place-and-route flow for the core user design.
- Customized I/O ring simulation files, including Verilog wrappers for the top-level and I/O ring configuration data.

Batch Mode Support

Table 41: I/O Designer Toolbar Buttons

I/O ring design files may also be generated in batch mode for a given ACE project by calling the generate_ioring_design_files TCL command. This command loads up all the I/O ring IP configuration files (.acxip) from an existing ACE project, and performs full design rule checks prior to generating the output files. I/O ring IP configuration files (.acxip) can also be edited in a text editor to support batch mode

lc	on	Description
	s.	Opens the Generate I/O Ring Design Files Dialog, which lets the user select the directory to output all the customized I /O ring design files into.

See also Creating an IP Configuration, (see page 288) Adding Source Files. (see page 256)

configuration prior to calling the generate ioring design files TCL command.

I/O Utilization View

The I/O Utilization view provides a combined utilization summary of the active ACE project's I/O ring IP configuration files (.acxip), including shared resources such as clocks. Each resource type is summarized in a table inside an expandable section. These tables can be used for navigating between various IP configuration files (.acxip) in the project.

Configuration errors are also summarized in the Status column for each row. Right-clicking on a row brings up a context menu of actions that can be performed on the row's IP. Double-clicking on the row in the table opens the source IP configuration file for the data in that row.

PLLs 3/12										
		1					1			
Status	PLL Name	Placement	Input Clock	I	Input Clock	Fr	Output 0 Cl	ock	Output 0 Clock	Ou
\checkmark	PLL_FLAMES	PLL_NE_0	CLK_OVECHKIN		100.0 MHz		PLL_FLAME	S_clkout0	200.0 MHz	N//
\checkmark	PLL_JETS	PLL_SE_0	PLL_FLAMES_clke	out0	200.0 MHz		PLL_JETS_cl	kout0	1000.0 MHz	N/
V	PLL_OILERS	PLL_NW_0	PLL_FLAMES_clko	out0	200.0 MHz		PLL_OILERS	_clkout0	1000.0 MHz	N/
SerDes 1	6/32									
PCI Expre	ss 1/2									
Status	Name	Placement	PCle Version	Numb	er of La	Оре	rating Mode	Device ID	Rev ID	
V	PCIE_SHARKS	PCIE_1	Gen 5	8		Dual	-Mode	ABCD	01	
Ethernet	1/2									
GDDR6 4	/8									
Status	Name	Placement	Memory Device	Mode		Data	Rate			
~	GDDR BEARS	GDDR6 1	MT61K256M3	x16		12				
×	GDDR LIONS	GDDR6 2	MT61K256M3	x16		16				
V	GDDR_PACKERS	GDDR6_3	MT61K256M3	x16		12				
V	GDDR_VIKINGS	GDDR6_0	MT61K256M3	x16		14				

Figure 11: I/O Designer View (Utilization Tab)

Table 42: I/O Designer View Actions

lcon	Action	Description
Þ	Open IP Opens the selected IP file in an editor within ACE.	
-	Clone IP	Creates a duplicate of the selected IP and adds it to the project.
۰	Rename IP	Renames the selected IP.
×	Remove IP from project	Allows the user to remove the selected IP project. See also remove_project_ip. (see page 480)
	Show in file manager	Opens the operating system's default file manager to the directory containing the IP file.

I/O Package Diagram view

The I/O Package Diagram view shows a live diagram of the target package balls and all I/O ring user design top-level pin ball assignments. Click and drag to pan the diagram, and use the mouse wheel to zoom in and out. Package balls with

yellow fill indicate placed user design pins on those package balls. Tooltip text provides extra information about each package ball location.




Figure 12: I/O Designer View (Package Diagram Tab)

I/O Pin Assignment Views

The I/O Pin Assignment view shows a live table of I/O ring user design top-level pin assignment information, including user design port name, I/O bank, package ball, top-level device port name, and pad/macro site name (for debugging in the full-chip simulation hierarchy). Columns can be sorted by left-clicking on the column headers. Columns can be filtered using the 'Toggle Filter Row Visibility' button.

📓 VO Pin Assignment 🕱 🕺 🕅 🙀 🔽 🏹										🎽 😪 🗢 🖻		
ed	Port Name	Direction	Bank	Ball	Device Port	Pad/Macro Site	Site Polarity	Clock Capable Site	Reset Capable Site	Data Capable Site	Used as Clock	Used as Reset
/	BACKSTROM_pad_n	IN	BANK_GPIO_S0_BY	BL8	GPIO_S0_BYTE0_BIT_5	u_gpio_phy_h_36_top_s0.u	N	Y	N	N	Y	N
/	BACKSTROM_pad_p	IN	BANK_GPIO_S0_BY	BK9	GPIO_S0_BYTE0_BIT_4	u_gpio_phy_h_36_top_s0.u	Р	Y	N	N	Y	N
/	CLK_OVECHKIN_pad_n	IN	BANK_CLKIO_NE	N17	CLKIO_NE_REFIO_N_0	u_glb_clk_rst_gen_top_ne.u	N	Y	Y	N	Y	N
1	CLK_OVECHKIN_pad_p	IN	BANK_CLKIO_NE	N16	CLKIO_NE_REFIO_P_0	u_glb_clk_rst_gen_top_ne.u	Р	Y	Y	N	Y	N
/	DATA_HOLTBY_pad_n	IN	BANK_GPIO_N0_B	AH17	GPIO_N0_BYTE1_BIT_3	u_gpio_phy_v_36_top_n0.u	N	N	N	Y	N	N
/	DATA_HOLTBY_pad_p	IN	BANK_GPIO_N0_B	AG16	GPIO_N0_BYTE1_BIT_2	u_gpio_phy_v_36_top_n0.u	Р	N	N	Y	N	N
/	DDR4_BRUINS_a17	INOUT	BANK_DDR4_S0	BB25	DDR4_S0_A17	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
/	DDR4_BRUINS_a[0]	INOUT	BANK_DDR4_S0	BJ27	DDR4_S0_A_0	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
/	DDR4_BRUINS_a[10]	INOUT	BANK_DDR4_S0	BJ28	DDR4_S0_A_10	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
/	DDR4_BRUINS_a[11]	INOUT	BANK_DDR4_S0	BK25	DDR4_S0_A_11	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_a[12]	INOUT	BANK_DDR4_S0	BE25	DDR4_S0_A_12	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_a[13]	INOUT	BANK_DDR4_S0	BH30	DDR4_S0_A_13	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_a[1]	INOUT	BANK_DDR4_S0	BE27	DDR4_S0_A_1	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
/	DDR4_BRUINS_a[2]	INOUT	BANK_DDR4_S0	BH26	DDR4_S0_A_2	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
/	DDR4_BRUINS_a[3]	INOUT	BANK_DDR4_S0	BF26	DDR4_S0_A_3	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_a[4]	INOUT	BANK_DDR4_S0	BK26	DDR4_S0_A_4	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
/	DDR4_BRUINS_a[5]	INOUT	BANK_DDR4_S0	BJ26	DDR4_S0_A_5	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
/	DDR4_BRUINS_a[6]	INOUT	BANK_DDR4_S0	BE26	DDR4_S0_A_6	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_a[7]	INOUT	BANK_DDR4_S0	BL25	DDR4_S0_A_7	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_a[8]	INOUT	BANK_DDR4_S0	BG25	DDR4_S0_A_8	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_a[9]	INOUT	BANK_DDR4_S0	BF25	DDR4_S0_A_9	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_act_n	INOUT	BANK_DDR4_S0	BL24	DDR4_S0_ACT_N	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_ba[0]	INOUT	BANK_DDR4_S0	BK28	DDR4_S0_BA_0	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_ba[1]	INOUT	BANK_DDR4_S0	BF28	DDR4_S0_BA_1	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_bg[0]	INOUT	BANK_DDR4_S0	BG24	DDR4_S0_BG_0	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_bg[1]	INOUT	BANK_DDR4_S0	BF24	DDR4_S0_BG_1	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_bp_alert_n	INOUT	BANK_DDR4_S0	BJ25	DDR4_S0_BP_ALERT_N	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
/	DDR4_BRUINS_bp_memreset_I	OUT	BANK_DDR4_S0	BH24	DDR4_S0_BP_MEMRESET_L	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_cas_n	INOUT	BANK_DDR4_S0	BL29	DDR4_S0_CAS_N	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
/	DDR4_BRUINS_cid[0]	INOUT	BANK_DDR4_S0	BJ30	DDR4_S0_CID_0	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
/	DDR4_BRUINS_cid[1]	INOUT	BANK_DDR4_S0	BF30	DDR4_S0_CID_1	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4_BRUINS_cid[2]	INOUT	BANK_DDR4_S0	BC28	DDR4_S0_CID_2	u_ddr4_sdram_sys_top_s0		N	N	Y	N	N
~	DDR4 BRUINS ck n[0]	INOUT	BANK DDR4 S0	BH27	DDR4 S0 CK N 0	u ddr4 sdram sys top s0	N	v	N	N	Y	N

Figure 13: I/O Pin Assignment View

Table 43: I/O Pin Assignment View Buttons

lcon	Description					
¢	Generate I/O Ring Design Files					
ø	Clear Sorting					
	Toggle Filter Row Visibility					

I/O Core Pin Assignment Views

The I/O Core Pin Assignment view shows a live table of I/O ring user design top-level core pin assignment information, including user design signal name, direction, data type, group, and core pin name. Columns can be sorted by left-clicking on the column headers. Columns can be filtered using the 'Toggle Filter Row Visibility' button.

🔯 I/O Core Pin Assignment	2				Ø	12	~ -	B
Signal Name	Direction	Data Type	Group	Core Pin Name				^
BACKSTROM	IN	Clock	GPIO	i_user_10_00_mt_00[2]				
DATA_HOLTBY	IN	Data	GPIO	i_user_11_09_lut_15[4]				
ETH_WILD_m0_ff_clk_divby2	IN	Clock	Clocks and Resets	i_user_02_09_mt_00[0]				
ETH_WILD_m0_pause_on	IN	Data	400G MAC 0 Flow Control	i_user_02_09_lut_14[27]				
ETH_WILD_m0_pause_on	IN	Data	400G MAC 0 Flow Control	i_user_02_09_lut_14[25]				
ETH_WILD_m0_pause_on	IN	Data	400G MAC 0 Flow Control	i_user_02_09_lut_15[1]				
ETH_WILD_m0_pause_on	IN	Data	400G MAC 0 Flow Control	i_user_02_09_lut_15[0]				
ETH_WILD_m0_pause_on	IN	Data	400G MAC 0 Flow Control	i_user_02_09_lut_14[24]				
ETH_WILD_m0_pause_on	IN	Data	400G MAC 0 Flow Control	i_user_02_09_lut_15[4]				
ETH_WILD_m0_pause_on	IN	Data	400G MAC 0 Flow Control	i_user_02_09_lut_15[2]				
ETH_WILD_m0_pause_on	IN	Data	400G MAC 0 Flow Control	i_user_02_09_lut_15[5]				
ETH_WILD_m0_rx_buffer0_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[26]				
ETH_WILD_m0_rx_buffer0_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[25]				
ETH_WILD_m0_rx_buffer0_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[24]				
ETH_WILD_m0_rx_buffer0_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[23]				
ETH_WILD_m0_rx_buffer1_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[20]				
ETH_WILD_m0_rx_buffer1_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[19]				
ETH_WILD_m0_rx_buffer1_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[21]				
ETH_WILD_m0_rx_buffer1_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[18]				
ETH_WILD_m0_rx_buffer2_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[3]				
ETH_WILD_m0_rx_buffer2_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[4]				
ETH_WILD_m0_rx_buffer2_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[5]				
ETH_WILD_m0_rx_buffer2_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[6]				
ETH_WILD_m0_rx_buffer3_at	IN	Data	Buffer Levels	i_user_02_09_lut_18[26]				
ETH_WILD_m0_rx_buffer3_at	IN	Data	Buffer Levels	i_user_02_09_lut_18[27]				
ETH_WILD_m0_rx_buffer3_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[0]				
ETH_WILD_m0_rx_buffer3_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[1]				
ETH_WILD_m0_tx_buffer0_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[13]				
ETH_WILD_m0_tx_buffer0_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[14]				
ETH_WILD_m0_tx_buffer0_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[15]				
ETH_WILD_m0_tx_buffer0_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[16]				
ETH_WILD_m0_tx_buffer1_at	IN	Data	Buffer Levels	i_user_02_09_lut_19[11]				~

Figure 14: I/O Designer View (Package Assignment Tab)

Table 44: I/O Pin Assignment View Buttons

lcon	Description					
ŵ	Generate I/O Ring Design Files					
ø	Clear Sorting					

lcon	Description
	Toggle Filter Row Visibility

I/O Layout Diagram View

The I/O Layout Diagram view shows an interactive floorplan of the target device. Empty IP Sites are shown in white. Sites with IP legally placed on them are shown in green. Sites with IP placement overlap violations are shown in red. The user may drag and drop IP to adjust placement within the diagram. The user may hold down the CTRL key while dragging to create a clone of an IP at another site. The user may double-click on a placed IP to open an editor for that IP.

Changes to placement in the diagram results in updates to the source IP configuration files (.acxip). Tooltip text provides extra information about each IP site.

Right-clicking on a site will bring up a context menu of actions that can be performed on that site, or the IP placed on that site.



Figure 15: I/O Designer View (Layout Tab)

Table 45: I/O Designer View Actions

lcon	Action	Description
Þ	Open IP	Opens the selected IP file in an editor within ACE.
ŵ	Create new IP here	Creates a new IP at the chosen site.
-	Clone IP	Creates a duplicate of the selected IP and adds it to the project.
\$\$	Rename IP	Renames the selected IP.
x	Remove IP from project	Allows the user to remove the selected IP project. See also remove_project_ip. (see page 480)

IP Diagram View

The IP Diagram view is meant to provide a graphical visualization of the configuration of the IP currently being edited. As different IP configurations are selected (by selecting their Editor), the IP Diagram view contents will change to reflect the selected IP's configuration.

Some IP will support multiple pages of diagrams (for example, a logic block diagram page and a placement diagram page). In these cases, there will be multiple labeled tabs at the bottom of the IP Diagram view allowing the user to switch diagram pages.




Figure 16: Screenshot of an Example IP Diagram, with the din[2:0] input indicating a configuration error.

When a supported IP Configuration Editor is selected, the IP Diagram view shows a dynamic block diagram of the selected IP. Displayed labels will change, and logic blocks may appear and disappear depending upon the configuration options currently selected in the IP Editor. Tool tips are available on all text displayed in the IP Diagram. Text

representing Configuration Options with Warnings or Errors will be displayed with appropriate colors to indicate the condition. (By default, Warnings have a yellow background and Errors have a red background, though these colors may be overridden from the IP Diagram Preference Page (see page 203).)

The user may left-click on any text label in the IP Diagram to immediately turn the IP Editor to the associated page so that the user may edit the related Configuration Options.

There are a number of preferences available allowing visual customization (colors and fonts) of the IP Diagram view - these are changed on the IP Diagram Preference Page (see page 203).

See also: Creating an IP Configuration (see page 288)

If the selected Editor is not an IP Configuration Editor, or if the selected IP does not support a diagrammatic visualization, the IP Diagram view will display a notice that there is no diagram available for the selected Edit									
الله الم	P Diagram 🛛	- 8							

IP Libraries View

The IP Libraries view provides an alternate method for creating IP configuration files (.acxip) versus the main menu (**File -> New -> IP Configuration...**). Expanding a device family name (IP Library) displays a list of available IP types for that family, double-clicking the IP type or clicking the **Create New IP Configuration** button opens the New IP Configuration Dialog (see page 179).




Figure 17: Screenshot of IP Libraries View

The displayed IP Libraries and IP types are dynamic and change based on which technology libraries and devices are installed and licensed. The screenshots and example descriptions in this section do not necessarily reflect the IP types of the actual device being used by the ACE end user.

Table 46: IP Libraries Toolbar Buttons

lcon	Description
¢	Opens the New IP Configuration Dialog (see page 179) so the user may create a new IP configuration file.


See also: Creating an IP Configuration (see page 288)

IP Problems View

The IP Problems view displays all the warnings and errors for all the currently open IP Configuration Editors.

The top half of the view displays a sorted tree table of all errors in order by IP configuration file (*.acxip), then all warnings in order by file. When an IP problem is selected in this tree table, further details about the problem are displayed below the tree table (in the bottom half of the view).

Double-clicking on an error or warning opens the relevant IP Configuration Editor to the appropriate page. (See also Creating an IP Configuration (see page 288))



Sumn	nary	File	Property
4 🔕	Errors (2)		
	😣 Illegal Property Value: wrrst_input_mode	new_fifo1.acxip	wrrst_input_mode
	😣 Out of Range Property Value: depth	new_lram1.acxip	depth
⊿ 💧	Warnings (1)		
	Invalid File Name: mem_init_file	new_rom1.acxip	mem_init_file
ггог:	Out of Range Property Value: depth		
ile:	C:/Users/	uickstart/new_Iram1.acxi	р
	ty: depth ue of: 1 for the property: depth is out of range.	TI III : 2. W	000

Figure 18: Example Screenshot of the IP Problems View

Table 47: IP Problems View Icons

lcon	Description
۵	Warning
8	Error

Table 48: IP Problems View Table Columns

Column Name	Description							
Summary	A brief summary statement of the IP Configuration problem.							
File	The IP Configuration file (.acxip) containing the error. This is the name of the file being edited in an open IP Configuration Editor.							
Property	The property which is part of the IP Configuration problem. (Individual properties usually are similar to the field names shown in the IP Configuration Editor. The raw properties and their values can be viewed in the IP Configuration Editor by selecting the File Preview tab at the bottom of each IP Configuration Editor. The Configuration tab will show a much more user-friendly representation of the same data.)							

JTAG Browser View

A

The JTAG connection must be configured before using the JTAG Browser!

ACE interacts with the FPGA using the JTAG interface through a Bitporter pod or FTDI FT2232H JTAG device. This JTAG interface must be properly configured in ACE before using the JTAG Browser functionality. The configuration is managed using the Configure JTAG Connection Preference Page (see page 191). See Configuring the JTAG Connection (see page 310) for more details.

The JTAG Browser view provides the user with an interactive means of inspecting and modifying registers within the active design on an FPGA over the JTAG interface. (The acx_stapl_player and Bitporter pod or FTDI FT2232H JTAG device perform the JTAG interactions; see the *Bitstream Programming and Debug User Guide (UG004)* for more information.)

After choosing the Target Device and the IP Block within that device, the user is able to browse and edit registers on a live device. All accessible IP blocks on the FPGA are selectable from a pull down list; once selected, the attributes (base-address, end-address, word-size, etc) for the selected IP block are displayed, along with the acx_stapl_player commands which will be used to read and write to the block's registers.

By default, the JTAG Browser view is included in the Programming and Debug Perspective (see page). To add it to the current perspective, click **Window -> Show View... -> JTAG Browser**.

When the JTAG Browser view opens, the windows may need to be resized for optimal viewing.

🏇 Snapshot Debugge	r 🔖 Download 🔟 JTAG Browser	x 🔒 🖓 🖓 🗆 🗆								
Device IP Block S	Selection									
Select the device a	and IP Block to interact with.									
Target Device	Target Device AC16tSC01HI01CR1-CORE									
IP Block	External ACB Port 2	•								
Base Address (he	Base Address (hex): 800000									
End Address (hex): BFFFFF (4194304 words)									
Word (Frame) Size	e: 32 (bits)									
Read Command	Read Command D:\workspaces\docs\Achronix-windows\system \cmd64\acx_stapl_player.exe -IC:\Users\ \jtag_browser_read.log -aREAD_ACB -dtarget_offset=0 -									
Write Command	D:\workspaces\docs\Achronix-wind \cmd64\acx_stapl_player.exe -IC:\U \jtag_browser_write.log -aWRITE_A	sers\								
Interact with curre Word Offset (hex) Word Count (dec) Word Step (dec)		Save								
	C01HI01CR1 - Block - External ACB P	Port 2								
Address (hex)	Read Data (hex)	Write Data (hex)								

Table 49: JTAG Browser View Actions

lcon	Action	Description
₽	Configure JTAG Interface	Opens the ACE preferences dialog with the Configure JTAG Connection Preference Page (see page 191) selected and visible.

lcon	Action	Description							
Þ	Save	Displays the Save File dialog, allowing the user to save the current view contents (specifically the Target Device and IP Block fields, and Memory Data table's Address and Read Data columns) to a specified text file for later reference.							
⊳	Displays the Load File dialog, allowing the user to select and load previously saved (read) configur data from a text file into the view (specifically the Target Device and IP Block fields, and Memory D table's Address and Write Data columns).								
	Read	When pressed, reads [†] the specified data range from the active design using JTAG. Results of the read operation are used to populate the table. The resulting log file is opened for viewing.							
	Write	When pressed, writes [†] any changed addresses to the active design using JTAG. The Write action will not be enabled unless / until read data is present and at least one row has been modified in the table.							
[†] Any errors reported by the acx_stapl_player during the read or write operations will be visible in the log file produced by the Read or Write operation. This log file is automatically opened for viewing when the read or write command completes.									

Table 50: JTAG Browser View Fields

Field	Editable	Description							
Device IP Blo	Device IP Block Selection								
Target Device		Drop down list of device + package options.							
IP Block		Drop down list of IP blocks available with the current device / package selection.							
Base Address		Beginning address of registers for the selected IP block.							
End Address		Ending address of registers for the selected IP block.							
Word Size		Width in bits of selected block's registers.							
Read Command		The acx_stapl_player command which will be used to read data from the selected IP block.							
Write Command		The acx_stapl_player command which will be used to write data to the selected IP block.							
Memory Data	1								
Word Offset		Number of words from 'base address' to start reading from.							

Field	Editable	Description
Word Count		Number of words to read.
Word Step		Address step size between words when doing a read operation
Address		Register address associated with table row.
Read Data		Original data value read from address for table row.
Write Data		User modified data value for row address; initially the same as Read Data value. Changed values will be highlighted.

Saving Register Data To a File

Once a range of addresses has been read into the view's data-table, the values in the table can be saved to a text file in the following formats:

- CSV (comma separated values)
- HTML
- XML

This text file is convenient for saving interesting results, for sharing with colleagues, or for later reference. It can also be re-loaded into the active design for initialization purposes.

Loading Register Data From a File

Loading (previously-saved) register data is a little more involved than saving it. Once you have selected a file to load, the range of register addresses is calculated and a read-operation is performed to refresh the data-table. If no errors occur during the refresh, the saved write-data values from the file are applied to the data-table; any rows with differing read and write data values are highlighted. At this point the **Write** button is enabled and you may click on it to modify write the changed register values to the device.

Note that the IP block associated with the saved data-file will be made active ('auto-selected') when the file is loaded.


JTAG Diagram View

The JTAG Diagram view works with the JTAG Browser View (see page 112), and provides the user with a convenient and interactive means of selecting IP blocks for further inspection. Clicking on a block will cause it to be selected in the JTAG Browser View (see page 112) with all of its attributes displayed.

Additionally, the diagram shows the user which blocks are available in the currently selected device/package combination. Gray blocks are unavailable, clear (or white) blocks are accessible; the green block is currently selected for inspection.

By default, the JTAG Diagram view is included in the Programming and Debug Perspective (see page). To add it to the current perspective, click **Window -> Show View... -> JTAG Diagram**.

When the JTAG Diagram view opens, the windows may need to be resized for optimal viewing.



Multiprocess View

Similar to the Tcl command run_multiprocess (see page 491), the Multiprocess View () allows Running Multiple Flows in Parallel (see page 263) and Attempting Likely Optimizations Using Option Sets (see page 333).

The Multiprocess View provides a way for users to select multiple Implementations (see page 213) within a single project (see page 213) for flow execution. Depending upon how this view is configured, the selected implementations may be queued for sequential flow execution, run all at the same time in parallel, or (a combination) in a configurable number of parallel sequential queues. The selected implementations may be executed in the background of the workstation running ACE, or may optionally be sent to an external cloud/grid/batch job system for execution.

The Multiprocess view may also help the user explore the solution space provided by various ACE optimizations. The Multiprocess View is able to optionally generate new implementations derived from the current Active Project and Implementation (see page 217), where each newly generated implementation applies an overlay of likely implementation option (see page) optimizations over the active implementation's options. These collections of potentially optimized implementation options are termed option sets (see page).

By default, the Multiprocess View is hidden, but is considered a part of the Projects perspective (see page 23). The Flow View (see page 97) (which is also part of the Projects perspective) has a button () in its button bar which will cause the Multiprocess View to be shown – when pressed, this button will minimize the ACE Editor Area (where reports are displayed) and will show the Multiprocess View.

To make the Multiprocess View visible from within any perspective, select **Window** \rightarrow **Show View** \rightarrow **Other** ... \rightarrow **Achronix** \rightarrow **Multiprocess**.

This view is broken up into several sections: "Execution Queue Management", "Multiprocess Flow Management", "Select Implementations", and "Multiprocess Run Logs". Each section includes a brief descriptive paragraph describing its purpose. Each section may be collapsed and expanded by clicking on the section title. Collapsing or expanding any section will cause the other sections to be re-sized to fit the available data and view area.

For more detailed info on how to use this view, please see Running Multiple Flows in Parallel (see page 263) and Attempting Likely Optimizations Using Option Sets (see page 333).

0 0 0	Options	Nultip	rocess	x						1	. 🕒	Đ	~ -	' 🗖
-	Executio	on Queue I	Manage	emer	nt									^
	Configu	Configure the number of ACE project implementations executed simultaneously, and whether they are executed locally in the background, or submitted to an external cloud/grid/batch job system.												
	Enabl	Enable Job Submission System (configured in Preferences)												
	Parallel job count: 3 (valid range: 1-4)													
-	Multiprocess Flow Management													
	In the Flow View, enable and disable the desired flow steps that all multiprocess implementations should follow. Then, in the combo-box below, select how far through the flow the implementations should run. (This provides a means of stopping the flow early.)													
	Stop Flov	w After: R	un Post	-Rou	ite Timing Ana	alysis	;	\sim						
-	Select In	nplement	ations											
	Select which implementations within the Active Project should be queued for execution. (Option Set Implementations will be created if they don't already exist, or will overwrite existing implementations with the same name.) When the "Start Selected" button is pressed, the selected implementations will run using the current Flow configuration. When Incremental Compile is enabled, the user can optionally choose to copy the Incremental Compile DB file from the template (active) implementation to all the other implementations before running the flow. This allows you to lock down the best results from a previous run and copy the unchanged partition place and route data to the other impls.													
	Existi	ing Implem	nentatio	ons										
	Gene	erate Imple	mentat	ions	from Option S	iets								
	🔿 Seed	Sweep of	prime n	umb	ers									
		5 seed	s											
	Сору	/ Incremen	tal Flov	v DB	From Templat	e Imp	pl							
	Implem	nentation				Exe	ecutio	on State	Description					
	2 🗰 i					\mathbf{O}		ning (0%)		plementation itself.				
		mpl_1_acx	all opt			8	Erro			ets the pnr seed to 34,	and ev	aluate	es mux	
		mpl_1_acx				1		nplete		oles fanout-based tran				
		mpl_1_acx				Zzz	In Q			nables pre-placement				
		mpl_1_acx				۵,	Stop	ped		elaxes fanout-based o		-		
		mpl_1_acx			ed					ets the pnr seed to 82,				
					til_bigblock				This option enha	ances cloning, sets the	pnr see	ed to s	seed 51	
	<												>	
	Se Se	lect All	Des	select	t All 🐚 Sta	art Se	electe	d 🔳 St	op 🕒 Stop All]				·
-	Multipro	ocess Run I	Logs											
			-	l the	executed imp	leme	ntatio	on process	es will be displayed	here.				
		-	~				~	-		\	oro_s) »	1	
	 (0%)impl_1 & impl_1_acx_cls_pro_ext (0%)impl_1_acx_all_o Zzz impl_1_acx_cls_pro_s (c) Copyright 2006-2019 Achronix Semiconductor Corp. All rights reserved. all messages logged in file C:\code\projects\quickstart_AC16tSC01HI01C\impl_1\log/multiprocess.log, created at 12:0 INFO: License ace-v1.0 on server cad12.achronix.local (9747 of 9800 licenses available). Running on SJC-4154-MSA (x64). INFO: ====================================													
	<												>	v

Table 51: Multiprocess View Toolbar Buttons

Icon	Action	Description
	Start Background Queue Execution	Starts execution of all implementations selected in the "Select Implementations" table in the number of parallel processes specified by Parallel Queue Count .
D	Stop All Background Queue Execution	Stops/cancels execution of all currently running/queued implementations.
	Open Multiprocess Report	Opens the Multiprocess Summary Report (see page 225) for the selected project.

Execution Queue Management

This section configures the number of background processes allowed to run in parallel, and how/where they are executed.

Table 52: Execution Queue Management Controls

Name	Description
Parallel Job Count	Sets the number of implementations which will be allowed to execute in parallel. Defaults to 2 . When in background mode, the maximum allowed value will be the number of available processors detected. When in Job Submission System mode, the maximum allowed value will be 99.
Enable Job Submission System Support	When unchecked, background processes will run locally on the workstation currently running the ACE GUI. When checked, ACE will use the cloud/grid/batch job submission system as configured in the preferences.
(configured in Preferences)	This link, when selected, will bring up the Multiprocess: Configure Custom Job Submission Tool Preference Page (see page 204), allowing the user to fully configure which cloud/grid/batch job submission system will be used.

When the **Parallel Job Count** is set to the minimum value of **1**, all selected implementations will be executed sequentially, one at a time. A value of **2** would cause all selected implementations to be queued, and then the first two queued implementations would be allowed to execute at the same time. As soon as an implementation completes its flow execution, the next queued implementation starts flow execution and the Multiprocess Summary Report (see page 225) is updated with information gathered from the just-completed implementation.

By default, ACE executes implementations in parallel by starting a background process on the host workstation for each implementation. This is termed "background mode". In this case, the effectiveness of parallel implementation execution will naturally be limited by the resources of the host workstation.

Alternately, ACE may execute the implementations in processes distributed among multiple hosts via an external job submission system, which will theoretically allow for far greater parallel compute resources. The job submissions are performed through a user-configured command-line executable. This executable is configured via the Multiprocess: Configure Custom Job Submission Tool Preference Page (see page 204), reached easily by following the *(configured in Preferences)* hyperlink.

See Running Multiple Flows in Parallel (see page 263) for important details regarding parallel implementation execution, configuration, and external job submission tool support.

Multiprocess Flow Management

This section allows the user to alter how far the flow will be executed for the multiprocess implementations.

Table 53: Multiprocess Flow Management Controls

Name	Description						
Stop	flow st	the user to override standard flow behavior, and stop the flow early - the flow step selected becomes the final ep executed by all multiprocess implementations. Useful when steps late in the flow are known to fail with ed errors, but the user still wishes to run multiple implementations through earlier parts of the flow.					
Flow After	0	Note The flow step chosen here will be always be enabled when the multiprocess run executes, regardless of whether it was enabled before the multiprocess run is launched.					

See Running Multiple Flows in Parallel (see page 263) for further details regarding multiprocess flow configuration.

Select Implementations

This section allows the user to select which implementations they wish to execute (implementations derived from option sets (see page) will be created if selected), start or stop the execution of all selected implementations, and provides simple execution state feedback.

See Running Multiple Flows in Parallel (see page 263) for further details regarding selecting the implementations to be run in parallel, starting/stopping/cancelling parallel execution, etc. See Attempting Likely Optimizations Using Option Sets (see page 333) for explanations of how to use option sets to achieve better QOR.

Table 54: Select Implementations Controls

Name	Description
Existing Implementations	This radio button will update the contents of the Implementation Table to show all existing implementations for the current active project (see page 217).
Generate Implementations from Option Sets	This radio button will update the contents of the Implementation Table to show the current active implementation (see page 217) and a number of to-be-generated implementations, one per Option Set (see page). The use of this radio button selection is covered in more detail at Attempting Likely Optimizations Using Option Sets (see page 333).
Seed Sweep of prime numbers	This radio button will update the contents of the Implementation Table to show a number of to-be- generated implementations. Each of these implementations will be identical to the currently active implementation, with the implementation option 'seed' being automatically set to the next consecutive prime number. The text field below this radio button can be used to choose how many such implementations should be created.
Implementation Table	A table containing implementation names along with their selection state and execution state. The implementations listed will vary based upon the active project and implementation (see page 217), in combination with the state of the radio buttons.
Select All	This button causes all implementations listed in the Implementation Table to become selected.

Name	Description
Deselect All	This button causes all implementations listed in the Implementation Table to become deselected.
Start Selected	Causes all implementations selected in the Implementation Table to queue up and begin executing in the configured number of parallel processes.
la Stop All	If pressed, all currently queued implementations are removed from the queue(s) and all currently executing implementations are killed. The Multiprocess Summary Report (see page 225) will be updated with any and all captured information.

All the controls in this section center around what's in the table. The radio buttons change which implementations are listed in the table, and the push-buttons below the table change the selection state of the listed implementations, or alter the execution state of the implementations (the purpose of the entire view).

The table contents are kept in sync with the current Active Project and Implementation (see page 217). Changing active projects (which implicitly changes active implementations) will update the Implementation Table contents according to the current radio button selection.

The Implementation Table's columns are each described below.

Table 55: Implementation Table Columns

Column Name	Description
Implementation	This column contains the implementation's name, along with a checkbox indicating implementation selection, and an icon representing the implementation.
Execution State	This column contains the execution state of the implementation.
Description	Blank when Existing Implementations is selected. When Generate Implementations from Option Sets is selected, this column contains a description of the Option Set (see page) which will be used as the overlay on the active implementation (see page 217) when generating the new implementation.

👩 Tip

If the implementation table isn't large enough (or is too large) for the full implementation list, simply collapse and /or expand one of the other sections in this view. (Left-click the section title.) This will cause the table to resize to exactly fit the entire current implementation list.

Implementation Execution States

There are a number of possible Execution States (as listed in the second column) for the implementations in the table corresponding to the lifetime of a Multiprocess View's background process. The icons from these states are also used on the tabs within the Multiprocess Run Logs section.

Table 56: Implementation Execution States and Icons

lcon	Execution State	Description
no icon	blank	This implementation has not been selected for execution.
no icon	Selected	This implementation is currently selected for execution, and execution has not been started.
Zzz	In Queue	Execution of the selected implementations has been started, this implementation was selected for execution, and this implementation is currently waiting in the queue for execution.
Zzz	Scheduled	Execution of the selected implementations has been started, this implementation was selected for execution, and this implementation is at the head of the queue and is being prepared for execution (this state typically only lasts for a fraction of a second).
0	Running	This implementation was selected for execution, and is current executing. Log messages for this implementation should be visible in the tabbed logging area.
~	Complete	This implementation was (and still is) selected for execution, and its last execution was completed without flow errors (but does not mean that the design met timing). Log messages for this implementation should be visible in the tabbed logging area. Summary information for this implementation should be visible in the Multiprocess Summary Report (see page 225).
•	Stopped	This implementation was (and still is) selected for execution, but its last execution was stopped (possibly canceled before it even started). If its execution had started, log messages for this implementation should be visible in the tabbed logging area. If Post-Route Timing Analysis or Sign-off Timing Analysis were completed for this implementation, the timing results should be visible in the Multiprocess Summary Report (see page 225).
8	Error	This implementation was (and still is) selected for execution, but its last execution exited with reported errors. A tooltip for the error icon will provide a summary of the detected error messages. Detailed log messages for this implementation should be visible in the tabbed logging area. If Post-Route Timing Analysis or Sign-off Timing Analysis were completed for this implementation, the timing results should be visible in the Multiprocess Summary Report (see page 225).

Multiprocess Run Logs

This section shows the logs for each selected implementation as they execute. A separate tab is provided for each individual implementation. The log info is updated live as background processes execute. Depending upon configuration, external cloud/grid/batch jobs may have their log info updated live, or it may not be updated until the job is completed (the displayed log info mirrors the information captured in the log file for each implementation).

Each tab will include the name of the implementation and the execution state, which updates live. If an implementation enters the Error state, the tooltip for the tab title will be updated to include a summary of the captured error messages. Error details will be visible in the log shown in the tab, as well as within the Log Files (see page 216) for each implementation.

Netlist Browser View

The Netlist Browser view's purpose is to provide a graphical, tree-based visualization of the user's design hierarchy, as found in the netlist. The displayed netlist includes the results of any transformation, legalization, etc. that have happened through the current stage in the Flow.

For large designs, there are a tremendous number of objects in the netlist. To reduce the visual noise, the Netlist Browser provides a number of ways to filter the flood of data down to just the most useful information. (There are no filters active by default.)

Each instance node in the tree will include the instance's name and the cell type. Macros will include the macro's name, and the counts of the various major logic types contained within that macro. Be aware that these logic type counts are not affected by the filters; the numbers shown will always represent the unfiltered total counts. Clock domain names and Partitions names will also be listed when appropriate.

By default, the Netlist Browser view is included in the Floorplanner perspective (see page 23). To add it to other perspectives, select Window \rightarrow Show View... \rightarrow Other... \rightarrow Achronix \rightarrow Netlist Browser.

As can be seen below in the second column, three instances have been "highlighted": $inb1_ibuf[3]$. x_ipad_i_io_buff in cyan, all members of the z0_obuf. * macro hierarchy in pink, and $inb1_int_z[2]$ in dark blue. Also note that the small colored square in the toolbar shows the active highlighting color. If highlighting is applied to a macro then all "child" instances within will also be set to the current highlight color.

Instance Name	Hig	Cell Type	Clock Dom	Core	IORing	Partition	Flops	LUTs	ALUs	BRAMs	BMACCs	I RAMe	Others
Y	r ng				-					\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			
-		Y	Y	Y	Y	Y	-	V	V	-	Y	V	V
🗉 🖶 inb1_ibuf[2]					~		0	0	0	0	0	0	3
🛛 🖶 inb1_ibuf[3]					~		0	0	0	0	0	0	3
🗆 🕀 x_ipad					~		0	0	0	0	0	0	3
🔒 i_io_buff		io_buffer			~		0	0	0	0	0	0	1
∃ 🕀 z0_obuf			clka		~		0	0	0	0	0	0	3
✓ inb1_int_Z[0]		DFF	clka	~			1	0	0	0	0	0	0
✓ inb1_int_Z[1]		DFF	clka	~			1	0	0	0	0	0	0
🎸 inb1_int_Z[2]		DFF	clka	~			1	0	0	0	0	0	0
✓ inb1_int_Z[3]		DFF	clka	~			1	0	0	0	0	0	0
✓ reg_and_b1_RNO		LUT4	clka	V			0	1	0			0	0
✓ reg_and_b1_Z		DFFR	clka	~			1	0	0	0	0	0	0
A TO PNIC		11174	alles	.1			0	1	٥	0	0	0	0

Note

Resource type columns, such as Flops, BRAMs, ALUs, etc are dynamic and change to match the target device after running the Prepare flow step. The screenshots and example descriptions in this section do not reflect the resource types of the actual device being used by the ACE end user.

Table 57: Netlist Browser Table Columns

Column Name	Description
Instance Name	The name of the instances in the netlist. Instances within a macro are grouped together as leaves under the macro branch. Additionally, an icon is used to indicate the placement state of the instance. The possible icons are shown in a separate table below.

Column Name	Description
Highlight Color	For Instances, shows a color square to indicate the instance highlight color, if any. For Macros, if all contained instances have the same highlight color, the macro will show a color square for that same highlight color. If even one contained instance has a different highlight color, or no highlight at all, then the macro will display no color square. This value will not change for macros during filtering.
Cell Type	For Instances, shows the cell type of the instance. For Macros, this column will be blank.
Clock Domain	For Instances, shows a list of all the clock domains of which the instance is a member. For Macros, shows a summary list of the clock domains for all the contained instances. This value will not change for macros during filtering.
Core	For Instances, this will be checked if the instance is considered a member of the Core, or blank if it is not. For Macros, this will be checked if any contained instances are considered a member of the Core, or blank if no contained instances are in the Core. This value will not change for macros during filtering.
IORing	For Instances, this will be checked if the instance is considered a member of the IORing, or blank if it is not. For Macros, this will be checked if any contained instances are considered a member of the IORing, or blank if no contained instances are in the IORing. This value will not change for macros during filtering.
Partition	For Instances and Macros, the name of the Partition to which the item belongs, if any. See Using Incremental Compilation (Partitions) (see page 343)
Resource	For Instances, this will be one if the instance is of type <i>resource</i> , or zero otherwise. For Macros, this will be the sum count of all contained <i>resource</i> instances (regardless of filtering).

Icons will decorate all the nodes in the tree in the Instance Name column.

Table 58: Netlist Browser View Icons

lcon	Description					
#	Macro					
0	Unplaced Instance					
~	Placed Instance (Soft)					
æ	Placed Instance (Fixed)					

A number of actions are available in the view, via buttons at the top of the view and (right-click) context menus on the nodes of the tree. Note that if these actions are performed upon macros, all child leaf nodes, even those currently filtered to be hidden in the tree, will be affected by the chosen action.

Table 59: Netlist Browser View Actions

lcon	Action	Toolbar Button	Context Menu	Description
٠	Add to Selection		Y	Adds the item(s) to the ACE Selection Set (as shown in the Selection View (see page 155)).
-	Remove from Selection		Y	Removes the item(s) from the ACE Selection Set (as shown in the Selection View (see page 155)).
	Choose Highlight Color	Y	Y	Determines which color will be applied to the objects chosen from the tree the next time the Highlight action is selected for this view.
_	Highlight	Y	Y	Applies the currently active Highlight color to the chosen item(s) in the tree. See Highlighting Objects in the Floorplanner View (see page 294).
×	Un- Highlight	Y	Y	Clears the Highlight for the chosen item(s) in the tree. When painted in the Floorplanner view, the chosen item(s) will now use their default color(s) instead of a highlight color.
4	Auto- Highlight	Y		Automatically applies unique highlight colors to all visible core hierarchy levels in the tree. IORing hierarchy levels will be skipped.
Q	Zoom To		Y	Zooms the Floorplanner view to a region containing the instances currently chosen in the tree.
D.	Show in Netlist		Y	Attempts to open a text editor to the file and line number relevant to the chosen instance. Available only when a single instances is chosen in the view. Note: this is Early Access functionality; this may not always open the text editor to the expected location.
ì	Unfix Placement of Instance		Y	Changes the state of an already-placed instance from Fixed Placement to Soft Placement. This choice is only available when an instance already has Fixed Placement.
8	Fix Placement of Instance		Y	Changes the state of an already-placed instance from Soft Placement to Fixed Placement. This choice is only available when an instance already has Soft Placement.
Θ	Unplace Instance		Y	Completely removes the site assignment for an instance, making it Unplaced. This choice is only available when an instance is already Placed.
Æ	Expand All	Y		Expands all collapsed macro branches in the tree, making all leaf instances visible.

A

 \mathbf{A}

lcon	Action	Toolbar Button	Context Menu	Description
Ē	Collapse All	Y		Collapses all expanded macro branches in the tree.
12	Toggle Filter Row Visibility		Y	Changes whether the filter row (of filter icons) is visible or not. Note that this does not alter whether filters are active, it only changes the visibility of the row of filter icons.
<mark>о</mark> с 7	Configure view		Y	Jumps to the Netlist Browser view in the Preferences dialog

Actions upon macros affect all children

Be aware that when actions are performed upon macros, all the children of that macro, even the invisible /filtered nodes, are affected.

Reminder: Instances' Selection color vs Highlight color priority

With default preference settings, in the Floorplanner View (see page 89), Highlight colors of (placed) instances will only be visible when the Instances Layer is enabled, and the instances are not members of the ACE Selection Set. This is because the Instance's Selection color has a higher priority than the Highlight color.

Filtering Displayed Instances

To enable instance filter manipulations, users may need to **Toggle Filter Row Visibility** (*****) to cause the filter manipulation row to become visible. This toggle action is available in a context menu when right-clicking any table column header and is also available in the view's supplemental menu (the small down arrow icon in the upper-right of the view, to the left of the **Minimize View** button).

Most columns of the table may filter the displayed instances (not the macros) by value. When filtering by column value, only instances with column values matching the filter will be retained; non-matching values will be excluded from the table.

Be aware that macro rows will not directly respond to filters, and will remain visible as long as any single child instance remains visible. When all child instances of a macro are hidden, then the parent macro will be hidden as well. On a related note, macro's summary counts in numeric columns (like when counting LUTs in a macro) will not change when filters are applied. The displayed counts are always the complete, unfiltered counts.

Column filters are applied to instance rows, not macros.

When using filters, the values being filtered are those of the individual instances, not the macros. Macros will be filtered out only if all of their children are filtered out.

This means that when filtering by the logic types, the only possible filter numeric values in this table will be 0 or 1, because these are the only legal values for an instance.

Also, be aware that when filtering the "Instance Name" column, the parent macro names are considered part of the instance name – the prefix. (The fully qualified instance name is used, not just the terminating leaf name.)

Columns containing text can be filtered by string value (glob string matching by default, but Regular Expression matching is also available, following Java rules, which are extremely similar to Perl rules). Columns with checkmarks can be filtered by Boolean value. Columns containing numbers can be filtered by numerical value.

∕▲

To add a filter to a column, simply left-click the mouse on the filter icon (∇), which causes a data-appropriate filter dialog to appear. Then fill in the desired filter values and press **Apply** to apply the filter to the instances in the table. All values matching that filter will be retained, and all other values will be excluded. Additionally, the background color of the column will change to a bright yellow to indicate the filter is active, and the filter icon at the head of the column will also change to the active filter icon (∇).

An example filter for the **Cell Types** column that uses Regular Expressions to block PWR, GND, ASC, SAC, and bit* cell types is shown below.

🔀 Netlist Browser Filter Configuration 📃 🗵				
Filter: ^((?!(bit GND PWR ASC SAC)).)*\$				
✓ Case sensitive				
Regular Expression				
Apply Clear Cancel				

To edit (or clear) an existing filter, simply left-click the mouse on the active filter icon (\forall), which again causes the dataappropriate filter dialog to appear, this time pre-populated with the existing filter setting. Change the filter value and press **Apply** again to edit the filter, press **Cancel** to leave the filter unchanged, or press **Clear** to remove the filter from the column. If the filter is cleared, the background color of the column will return to the default background color, and the filter icon will also change to the inactive version (\forall).

Drag-and-Drop

The Netlist Browser supports a limited set of Drag-and-Drop interactions with other views in the Floorplanner perspective (see page 23). The Netlist Browser view only acts as a Drag-and-Drop source; items dropped on the Netlist Browser view will be ignored.

Any node of the tree may be dragged to the Tcl Console view (see page 164), and when dropped anywhere in the view appropriate text is inserted at the beginning of the Tcl command-line.

Instance nodes may also be dragged to the Floorplanner view (see page 89). When dropped on the Floorplanner view, the behavior depends upon the current Tool mode. When the Floorplanner's **Placement/Panning Tool** is active, placement is attempted.

Any node of the tree may be dragged to the Placement Regions view (see page 140) or the Floorplanner view (when that view has the **Placement Regions Tool** active) to assign placement region constraints (see page 338). Dragging a macro is the equivalent of dragging all individual instances which are members of that macro.

Options View

The Options view displays project (see page 213) implementation options (see page) for the active implementation (see page 213). From this view, the active project implementation (see page 217) can be configured for its run through the flow (see page 217).

This view does not display any information unless an active implementation is selected in the Projects View (see page 144). When Running the Flow (see page 261), the implementation options of the active implementation are used to govern the flow.

By default, the Options view is included in the Projects perspective (see page 23). To add it to the current perspective, select **Window** \rightarrow **Show View...** \rightarrow **Options**.

🗄 Options 🛛	- 8			
Project: quickstart Implementation: impl_1				
Design Preparation				
Advanced Design Prepare	ration			
Place and Route				
 Timing Analysis 				
Number of critical paths	10			
Number of worst paths	1			
Bitstream Generation				
FPGA Download				

Figure 19: Screenshot of the Options View

Tip: Tcl Equivalence

 \mathbf{A}

Each implementation option that can be configured via this graphical view may also be configured via the set_impl_option (see page 502) Tcl command. The current value of each option can be retrieved with the get_impl_option (see page 467) Tcl command.

The values of options may be reset back to their default values with the reset_impl_option (see page 487) Tcl command.

Note: The Options view does not show all available options

The implementation options included in this view while ACE is running are the standard supported options used by most users, but are only a subset of all the options available to users.

Power users of ACE may also configure the Options View to display all "advanced" implementation options by setting the GUI preference under the main menu Window→Preferences→User Advanced Preferences→Display Advanced Impl Options .

The implementation options shown in the tables below are the subset of non-advanced options in the view that are relevant to all libraries/devices. Library-specific or device-specific options will not be listed within these tables.

A complete list (with descriptions) of all available library-specific, device-specific, and advanced implementation options, along with default values and current values, is available in the Implementation Options Report (see page 226), which can be generated with the Tcl command report_impl_options (see page 483).

Table 60: Design Preparation Implementation Options

Option	TCL Option	Description
		This option is used to specify the name of the FPGA part to use for this implementation.
		Note: The Chosen 'Target Device' Affects Other Implementation Options
Target Device	partname	Each target device can have unique implementation options available within ACE, and may even have different default values for those implementation options which are shared / common between devices.
		Changing the value for target device may have a ripple effect upon other option values. Thus, users may wish to review the values of all other options after changing the target device value.
Package	package	This option is used to specify the FPGA package for the target device.
Speed Grade	speed_grade	This option allows the user to select the desired speed grade for the target device.
Core Voltage	core_voltage	This option allows the user to select the core voltage for the target device.
Junction Temperature	junction_temperature	This option allows the user to select the junction temperature for the target device.
		Evaluation flow mode ignores non-fatal DRCs as long as possible, allows IO Virtualization, and ignores missing SDC constraints to get a post-route timing report quickly.
Flow Mode	flow_mode	Normal flow mode enforces all DRC checks necessary to generate a correct bitstream. Some checks are flagged as warnings early on in the flow to give the user an opportunity to fix the problems (for example, fixing the placement of I/Os). These same checks may change to report an error during final DRC checks.
		Strict flow mode is similar to Normal flow mode, but enforces all DRC checks and errors out as early in the flow as possible.
		Bitstream generation requires Normal or Strict flow mode.
		See also: Flow Mode (see page 222)

Option	TCL Option	Description	
Auto-Select Top Module	autoselect_top_module	This option is used to specify the whether or not the top module name for this implementation should be automatically selected. A value of 1 causes the name to be automatically selected. A value of 0 causes the $-top_module$ implementation option value to be used.	
Top Module Name	top_module	This option is used to specify the top module name for this implementation when the -autoselect_top_module implementation option is set to 0 .	
Constraint	Uses the enable_project_constraints and disable_project_constraints commands	This allows the user to enable or disable the use of an existing project SDC/PDC constraint file for use in this implementation's flow. All constraint files defined for the active project will be listed.	
Constraint Files		 Constraint files will be loaded in the order listed. To change the order constraint files are loaded, see Adding Source Files (see page 256). 	

Table 61: Advanced Design Preparation Implementation Options

Option	TCL Option	Description
Timing- Driven Clustering	timing_driven_clustering	Specifies whether timing-driven clustering will be enabled during placement.
Fanout Control	fanout_control	When fanout control is enabled, nets with a fanout higher than the Fanout Limit are refactored.
Fanout Limit	fanout_limit	The fanout limit specifies the maximum fanout any net can have when Fanout Control is enabled.
Fanout Limit for Critical Nets	critical_fanout_limit	The fanout limit specifies the maximum fanout any net can have when Fanout Control is enabled.
Resynthesis Mode	synthesis_remap	 Specifies whether resynthesis should optimize for timing, area, or should be disabled. Off disables all resynthesis. Optimize for Area can be used to reduce the total number of LUTs. Optimize for Timing can be used to improve timing, but may increase area. The optimizations performed will depend upon the strategies chosen below. If the "Place and Route" Implementation Option Timing-Driven PnR is disabled, resynthesis timing optimizations will also be disabled.

Option	TCL Option	Description
		When enabled, and Resynthesis Mode is set to Optimize for Timing , this attempts to reduce the number of LUTs in series. In critical paths, Rewrite looks at the LUT programs and the number of used inputs to determine where to apply the transformation. The following transformation is then applied when feasible:
		Rewrite Rule 1
	resynthesis_rewrite_rule1	Lut_1 Lut_2 Gate1
Rewrite Rule-1		Gate2
		$\overline{\Box}$
		New_lut Gate1
		Lut_1 Gate2
Move Flip- flop Reset	resynthesis_move_ff_reset	Specifies whether resynthesis will move flip-flop reset logic to LUTs when Resynthesis Mode is Optimize for Timing .
Period of Anti-Aging Oscillator (in ns)	areafill_clock_period	Period of areafill oscillator in ns (0 to disable) For anti-aging purposes, setting this option to a non-zero value causes ACE to automatically insert logic during Run Prepare to fill the area in the core fabric not consumed by the user design logic, driven by a ring oscillator which toggles at the specified period in nanoseconds. Set this option to a value of 0 to disable insertion of anti-aging area fill logic.
		 Note Setting this option to a non-zero value will increase the size of the user design in place and route and the corresponding bitstream to near maximum size.

Option	TCL Option	Description
Limit Anti- Aging to Clocks Paths	anti_aging_onlyclock	Use anti-aging areafill only on clock nodes. Data paths are not filled.
Virtual IO Style	virtual_io_style	Reduces the number of I/O pads by collapsing bussed ports. Only applies in Evaluation flow mode when I/O pad utilization exceeds the value of Virtual IO Utilization . Off disables this feature. Stubout using Floating LUTs converts the pads into unconnected LUTs. Serialize using LUTs reduces the bus into a single pad feeding a scan chain made of LUTs, with a second pad used to select between "load" and "shift" modes. Serialize using DFFs builds the scan chain from DFFs, allowing the boundary connections to be timed. Port buses to be virtualized can be specified manually in the RTL or PDC file with the port attribute "ace_virtualize", or automatically by ACE. Working with Virtual I/O (see page 403) contains more details.
Virtual IO Utilization	virtual_io_utilization	The I/O pad utilization percentage targeted by I/O virtualization. Must be an integer between 0 and 100 . An error is returned if the given utilization can't be met. The value 0 requests that all possible port buses and non-bused ports are to be virtualized to achieve the smallest possible number of pads. The value 100 requests that port buses and non-bussed ports are to be virtualized until the number of remaining ports will fit in the target device.
Push Flops Into Pads	push_flops_into_pads	Control over whether the first level of flip-flops is to be automatically pushed into the I/O pins. Automatic Flop Pushing into I/O Pads (see page 395) contains further details. Disabled – turns off pushing of flip-flops into the I/O pins. Automatic – enables full automatic pushing of all possible flip-flops into the I/O pins except for pins with the attribute "ace_useioff=0" Manual – push flip-flops only into the I/O pins which have the attribute " ace_useioff=1"
Pad Flop Pushing Clock Type	pad_flop_pushing_clock_type	Control over flop pushing into IO pins by clock type. Automatic Flop Pushing into I/O Pads (see page 395) contains further details. Boundary – Only enable flop pushing into IO.pins clocked by a boundary clock. Trunk – Only enable flop pushing into IO pins clocked by a trunk clock. All – Enable flop pushing into all IO pins.

Table 62: Place and Route Implementation Options

Option	TCL Option	Description
PnR Mode	timing_driven_pnr	If Timing Driven mode is selected, data from timing analysis will be used to optimize the design for high speed. If Fast mode is selected, placement and routing will be optimized for runtime.
Multi-Threaded PnR	mt_pnr	Enable Multi-Threaded Place and Route. Enabling this may speed up your compile time.
PnR Seed	seed	The place and route seed is used to initialize random number state in the place and route algorithms.
Placement Effort	placement_effort	Low effort placement will have a shorter runtime, but may yield less design QoR than High effort placement.High effort placement increases placement runtime to further optimize the design QoR if possible.
Router Hold-Violation Fix Limit (ps)	router_max_hold	Specifies the maximum hold-time violation (in picoseconds) that the Router will attempt to fix.
Post-PnR Buffer Limit max_postpnr_buffer_limit		This limit specifies the maximum number of post-placement buffers that can be inserted.
Post-PnR Rewiring postpnr_rewire		If turned on, allows post-pnr rewiring to improve the design performance and resource usage.

Table 63: Report Generation Implementation Options

Option	TCL Option	Description
Report all temperature corners	report_sweep_temperature_corners	When enabled, ACE will loop over the valid junction temperatures for the target device and generate a separate report for each corner. See also: Timing Across All Temperature Corners (see page 232)
Output Utilization Reports	report_utilization	Enable utilization analysis and report generation in the flow.
Output Partition Reports	report_partitions	Enable partition report generation in the flow.

Option	TCL Option	Description
Output Pin Assignment Reports	report_pins	Enable pin assignment report generation in the flow.
Output Clock Reports	report_clocks	Enable clock analysis and report generation in the flow.
Output Placement Reports	report_placement	Enable placement report generation in the flow.
Output Routing Reports	report_routing	Enable routing report generation in the flow.
Output Power Reports	report_power	Enable power analysis and report generation in the flow.

Table 64: Timing Analysis Implementation Options

Option	TCL Option	Description
Number of critical paths	sync_timing_num_paths	Maximum number of critical paths per clock group.
Number of worst paths	sync_timing_num_worst	Maximum number of worst paths per end point.
Report unconstrained paths	report_unconstrained_timing_paths	When enabled, ACE will include unconstrained timing paths in the timing analysis reports.

Table 65: Bitstream Generation Implementation Options - Additional Outputs

Option	TCL Option	Description
Serial Flash(. flash)	bitstream_output_flash	This option enables the generation of an additional serial flash formatted output file. This file is named the same as the STAPL file, but with a .flash extension. This file contains a binary image that can be directly loaded into a single serial flash memory.

Option	TCL Option	Description				
4x Serial Flash (. flash4x_0-3)	bitstream_output_4xflash	This option enables the generation of four additional 4x serial flash formatted output files. These files will be named the same as the STAPL file, but with a .flash4x_0 to .flash4x_3 extension. Each file contains a binary image that can be directly loaded into each serial flash memory in a x4 configuration.				
CPU Mode (. cpu)	bitstream_output_cpu	This option enables the generation of an additional CPU Mode formatted output file. This file is named the same as the STAPL file, but with a .cpu extension. It contains hexadecimal-formatted data organized in "CPU Bus Width" number of bits per file line. Data from this file is sent to the FCU CPU interface line by line (one line per clock cycle) from the top to the bottom of the file, where the left- most bit on each line is the MSB and the right-most bit is the LSB. In simulation, this file may be loaded using the readmemh function. For convenience, an additional binary representation of the CPU Mode output file is written, named the same as the STAPL file, but with a _cpu.bin extension. It contains the same data in the same bit order as the .cpu file.				
CPU Bus Width	bitstream_output_cpu_width	This option controls the bit width of the CPU-mode formatted output file. When using the CPU interface in ×8 mode, set this value to 8. If using the CPU interface in ×128 mode, set this to 128. The value determines how many bitstream bits are printed per line in the .cpu output file. The bit sequence required by the FCU (and output in the generated bitstream file) may be different for each CPU Bus Width setting; therefore, it is important to set this option to match the actual CPU hardware interface width.				
Raw Hex (.hex)	bitstream_output_hex	This option enables the generation of an additional Raw Hex formatted output file. This file will be named the same as the STAPL file, but with a .hex extension. This file is used for debug purposes.				

Table 66: Bitstream Generation Implementation Options - JTAG Scan Chain

Option	TCL Option	Description
Single Device Chain	bitstream_single_device	This option specifies whether the bitstream STAPL file will be output for a single-device JTAG scan chain (the target device is the only device on the JTAG scan chain). Set this to 1 to indicate a single device. If this option is set to 0 (indicating multiple devices in the scan chain), then either the a chain description file will be used or the pre-IR, post-IR, and chain offset options will be used to generate the bitstream STAPL file with knowledge of the scan chain.
Use JESD32 Chain		

Option	TCL Option	Description
Description File	bitstream_use_chain_file	When using a multi-device JTAG scan chain, specifies whether to use a JESD32 chain description file, or to use the explicit pre-IR, post-IR, and chain offset implementation options.
Chain Description File	bitstream_chain_file	This option specifies the optional JESD32 chain description file used by the bitstream generator to automatically pad the JTAG IR chain for multi-device chains.
Chain Offset of Target	bitstream_chain_offset	Specifies the offset of the target device on the JTAG scan chain for multi- device chains. Setting this to 0 selects the first device on the chain, 1 selects the second device on the chain, and so on.
IR Bits Before Target	bitstream_preir_padding	Specifies the total number of Instruction Register bits on the JTAG scan chain prior to the target device Instruction Register. This option is used for multi-device scan chains in order to pad the IR chain properly with 1s to put other devices in bypass mode.
IR Bits After Target	bitstream_postir_padding	Specifies the total number of Instruction Register bits on the JTAG scan chain after the target device Instruction Register. This option is used for multi- device scan chains in order to pad the IR chain properly with 1s to put other devices in bypass mode.

For more details about JTAG scan chain settings and download/programming device configurations, see Configuring the JTAG Connection (see page 310).

Table 67: FPGA Download Implementation Options

Option	TCL Option	Description				
		Specifies, by name, the JTAG device to be used for programming. The device naming schemes are described in the Bitstream Programming and Debug Interface User Guide (UG004).				
JTAG Device Name	download_pod_names	This implementation option is stored for only this implementation's Flow, and thus does not affect Bitporter pod selection for the Download View (see page 87) or Snapshot Debugger View (see page 159). The pod selection for those views is a user preference, which is managed by the Configure JTAG Connection Preference Page (see page 191), and is not a per-implementation setting. See Configuring the JTAG Connection (see page 310) for more details.				

Outline View

The Outline view displays a tree of all pages in the currently active IP Configuration Editor (see page 25). Each page has its own title, and an icon to indicate the cumulative validity of all IP configuration contained on that page.

The information in the tree is dynamic, and will change as corresponding values are changed in the active IP Configuration Editor. As pages in the Editor are added or removed, entries in the tree will be added/removed accordingly. As values in the Editor page change validity, the validity of the corresponding page in the Outline view's tree will also change.

In addition to showing the pages' validity, the Outline view provides an alternate method for navigating between the various dynamic pages of the IP Configuration Editors (see page 25). Selecting (clicking) an item in the Outline view causes the IP Configuration Editor to turn to the associated page.




Figure 20: Outline View Screenshot

Table 68: Outline View Icons

lcon	Description
~	No errors or warnings on the page.
۵	At least one warning on the page, but not errors.
8	At least one error on the page.

See also: Creating an IP Configuration (see page 288)

Partitions View

In the Partitions View is only relevant when Incremental Compilation is enabled and partitions (compile points) have been defined in the project's constraints files. Otherwise, this view's table will be empty.

The Partitions View is used to display the state of the active implementation's partitions, and allows (through interactions with the Floorplanner View (see page 89), Search View (see page 151), and Selection View (see page 155)) visualizations of the partitions and their relationships with the rest of the active implementation.

The Partitions View is a default member of the Floorplanner perspective, and can be added to any other perspective by selecting **Window** \rightarrow **Show View** \rightarrow **Other...** \rightarrow **Partitions View**.

See also: Using Incremental Compilation (Partitions) (see page 343)

Placement Regions	5	Clock Regions	品 Partitions	5 22						
12 - 12 - 12 - 12 - 12 - 12 - 12 - 12 -										
Partition Name	Hi	Time Stamp	Re-compil	Force	Flops	LUTs	ALL			
Y		Y	Y	Y	Y	Y	V			
品 /HD22i_ethernet		Tue Feb 24 1	~		4468	4082	28			
/HD22i_ethernet		Tue Feb 24 1	~		521	0	0			
/HD22i_ethernet		Tue Feb 24 1	~		2738	1280	27			
/HD22i_ethernet		Tue Feb 24 1	~		1681	1431	24			
/HD22i_ethernet		Tue Feb 24 1	~		39	2	16			
/HD22i_ethernet		Tue Feb 24 1	~		917	295	48			
4							Þ			

Figure 21: Screenshot of the Partitions view

Resource type columns, such as Flops, BRAMs, ALUs, etc are dynamic and change to match the target device after running the Prepare flow step. The screenshots and example descriptions in this section do not reflect the resource types of the actual device being used by the ACE end user.

Table 69: Partitions View Columns

Column	Description
Partition Name	The name of the partition as specified in the design's constraints file(s).
Highlight Color	If all instances within the partition have the same highlight color, the row will show a color square with that same highlight color. If even one contained instance has a differing highlight color, or no highlight at all, then the row will display no color square.
Time Stamp	The timestamp of the last compile for this partition (compile point) in the upstream synthesis tool.
Re- compiled	Contains a checkmark if the partition was recompiled, requiring placement and routing to be re-run.
Force Re- compile on Next Run	Indicates whether the partition will be forced to re-compile during the next pass through ACE. This checkbox may be toggled on/off by the user using the right-click Context Menu choices Force Partition Changed and Un-Force Partition Changed .
Resource	The sum count of all <i>resource</i> instances contained in this partition and no other partitions.

Cumulative <i>Resource</i>	The sum count of all contained <i>resource</i> instances, including in child partitions (below this partition in the RTL hierarchy).

A number of actions are available within the view, available in the toolbar at the top of the view and / or in right-click context menus for each partition in the table.

Table 70: Partitions View Actions

lcon	Action	Toolbar Button	Context Menu	Description				
+	Add Instances to Selection	Y	Y	Adds the instances within the partition to the ACE Selection Set (as shown in the Selection View (see page 155)).				
	Choose Highlight Color	Y		Determines which color will be applied to the objects chosen the next time the Highlight action is selected for this view.				
1	Highlight	Y	Y	Applies the currently active Highlight color to the instances within the chosen partition. (See Highlighting Objects in the Floorplanner View (see page 294).)				
×	Un- Highlight	Y	Y	Clears the Highlight for the instances within the chosen partition.				
4	Auto- Highlight	Y		Automatically assigns a unique highlight color to each partition.				
Q	Zoom To	Y	Y	Zooms the Floorplanner view to a region containing the instances within the partition currently chosen in the tree.				
A	Search for Instances	Y	Y	Searches for instances belonging to the chosen partition. A Tcl find command is issued, and the Search View (see page 151) is populated with the results.				
	Toggle Filter Row Visibility	Y		Changes whether the filter row (of filter icons) is visible or not. Note that this does not alter whether filters are active, it only changes the visibility of the row of filter icons.				
	Force Partition Changed		Y	Override the partition's timestamp during the next pass through Ace: A check mark appears in the Force Re-compile on Next Run column, and the partition will be replaced and re-routed the next time you run the flow, even if there were no RTL changes and it was not re-compiled in the upstream synthesis tool. Un-Force Partition Changed will remove the check mark in the column.				

lcon	Action	Toolbar Button	Context Menu	Description
	Un-Force Partition Changed	rtition	Y	Removes the check mark from the Force Re-compile on Next Run column, so the compilation timestamp will no longer be overridden. This is essentially an undo operation for the Force Partition Changed action.

Note that all actions upon a partition act only upon the members of that partition, not upon the members of any child partitions.

Drag-and-Drop

The Partitions view supports a limited set of Drag-and-Drop interactions with other views in the Floorplanner perspective (see page 23). The view only acts as a Drag-and-Drop source; items dropped on the Partitions view will be ignored.

Any row of the table may be dragged to the Tcl Console view (see page 164), and when dropped anywhere in the view the partition name (with the appropriate object type prefix) is inserted at the beginning of the Tcl command-line.

Any partition in the table may be dragged to the Placement Regions view (see page 140) or the Floorplanner View (see page 89) (when that view has the **Placement Regions Tool** active) to assign placement region constraints (see page 338) (using the Tcl command add_region_find_insts). Dragging a partition is the equivalent of dragging all individual instances which are members of that partition.

Placement Regions View

The Placement Regions view provides a tabular representation of the content of all user-created Placement Regions (see page 335) for the design. The view allows the user to manipulate the visibility of the Placement Region itself as painted (as a colored overlay) in the Floorplanner View (see page 89), and manipulate the content (the instances constrained to the region) of each Placement Region. The view's table will remain empty until the currently active Implementation has completed the **Run Prepare** flow step.

Because users manually define Placement Regions, and users manually constrain Instances to the Placement Regions, users must be able to track the total number of sites and total number of associated Instances for each Resource type. Accordingly, based upon the chosen Target Device Implementation Option, there are columns for each available Resource type found within the device. If a user ever assigns more Instances to a Placement Region than there are available sites of that type within that Placement Region, the view displays an error for that placement region and resource type combination.

The section Placement Regions and Placement Region Constraints (see page 335) describes the creation and usage of Placement Regions in greater detail.

By default, the Placement Regions view is included in the Floorplanner perspective (see page 23). To add the view to another perspective, select **Window** \rightarrow **Show View** \rightarrow **Other...** \rightarrow **Achronix** \rightarrow **Placement Regions**.

P	📲 Placement Regions 🛿 🛛 🔯 🔛 🔍 🔢								
Visi	Placement Region Name	0v	Soft	CLK_IPINs	CLK_OPINs	Flops	IPINs	LUTs	Α
Y	Y		Y						
	region_1			0/0	0/0	0/240	0/0	4/240	0,
	🛛 🔀 region_2			× 1/0	0/0	0/0	12/24	0/0	C
	region_3			0/0	0/0	36/240	0/0	0/240	0,
•	•								Þ

Figure 22: Screenshot of the Placement Regions View

In the above example screenshot, error icons are shown for the CLK_IPINs of region_2, indicating that too many instances (1) are assigned for the available sites (0) within the region. The region itself also shows an error icon, to assist user awareness when an erroneous resource type is scrolled offscreen.

Note

Resource type columns, such as Flops, BRAMs, ALUs, etc. are dynamic. When the Run Prepare flow step has completed, the columns appropriate to the target device are chosen and values are updated. The resource type columns shown in the screenshots should be considered examples only - they may not match the exact resources of any particular target device available to the user.

Table 71: Placement	Regions	Table	Columns
---------------------	---------	-------	---------

Column	Description			
Visibility	When selected (this is user-editable), this placement region's overlay will be painted in the Floorplanner View (see page 89), using the chosen translucent Overlay Color .			
Placement Region Name	The name of this placement region.			
Overlay Color	The (user editable) translucent color which will be used to paint an overlay in the Floorplanner View, showing the location of the placement region.			
Soft	When the placement region is created, the user can choose to make the placement region a Soft region. Soft regions will contain a checkmark in this column. Users are not allowed to alter whether a placement region is soft at any time other than at creation.			
Resource	The number of <i>resource</i> Instances constrained to this placement region / The number of <i>resource</i> sites contained within the bounds of this placement region			

Table 72: Placement Regions View Actions

lcon	Action	Toolbar Button	Context Menu	Description
-	Show/Hide overlay: <i>region_name</i>		Y	Toggles the Visibility checkbox for this placement region, showing or hiding the colored translucent overlay for the placement region in the Floorplanner View (see page 89).
R	Show / Hide All	Y		Toggles the Visibility checkbox for all placement regions, showing or hiding their colored translucent overlays in the Floorplanner View.
+	Select Constrained Instances		Y	Adds all Instances constrained within this placement region to the ACE Selection Set. (see Selection View (see page 155))
×	Deselect Constrained Instances		Y	Removes all Instances constrained within this placement region from the ACE Selection Set.
-	Change Overlay Color		Y	Allows the user to choose which translucent Overlay Color will be used to represent this placement region in the Floorplanner View.
-	Reset Overlay Color		Y	Reset the chosen placement region's overlay color, allowing ACE to automatically pick a new color. If the overlay colors of two placement regions are too similar for easy discernment, this will pseudo-randomly pick another color. Each time this action is chosen, another color will be picked.
-	Reset All Overlay Colors		Y	Pseudo-randomly reassigns new overlay colors for all placement regions.
×	Un-Highlight Constrained Instances	Y	Y	Clears the opaque Highlight color for all instances constrained to the selected Placement Region.
<u>_</u>	Highlight Constrained Instances	Y	Y	Highlights all instances constrained to the currently selected placement region with the currently-selected opaque highlight color. The highlighted results will be visible in the Floorplanner view. (See Highlighting Objects in the Floorplanner View (see page 294).)
_	Choose Highlight Color for next Highlight command	Y	Y	Allows the user to change the current placement region constrained instances opaque highlight color (which is different from the placement region translucent overlay color). This opaque highlight color will be used in the Floorplanner view when the Highlight Constrained Instances (\checkmark) action is chosen in the Placement Regions view.
				Zooms and pans the Floorplanner view to show the location of the selected Placement Region. (The Placement Region itself will not be visible as an

lcon	Action	Toolbar Button	Context Menu	Description
Q	Zoom to: <i>region_name</i>	Y	Y	overlay unless the appropriate Visibility checkbox is enabled in the Placement Region View table.)
_	Print Instances: <i>region_name</i>		Y	Causes a list of all Instances constrained to the selected placement region to be printed in the Tcl Console. This is done by calling the Tcl command get_region_insts (see page 473).
*	Remove All Instance Constraints		Y	Removes all Instances from this Placement Region, thus clearing their placement region constraints.
×	Delete Placement Region		Y	Removes the selected Placement Region and all associated placement region constraints from the design.
	Save Placement Regions	Y		Brings up the Save Placement Regions Dialog (see page 184), allowing the user to save one or all Placement Regions definitions and all associated instance placement region constraints.
1	Toggle Filter Row Visibility	Y		Changes whether the filter row (of filter icons) at the top of the table is visible or not. Note that this does not alter whether filters are active, it only changes the visibility of the row of filter icons.

Using the Table to Display Placement Regions in the Floorplanner View

Each Placement Region is automatically given a unique translucent overlay color to represent the Placement Region when painting the Floorplanner View (see page 89). By default, no Placement Region overlays are painted in the Floorplanner View. Users must choose to enable the Placement Region overlays they wish to have displayed. Users may optionally alter the overlay color for each/all Placement Regions, but these color choices are not persisted between ACE sessions.

While the user is allowed to choose alternate overlay colors for each Placement Region, these overlay colors are not saved between sessions. Each time a design is loaded, new overlay colors will be automatically chosen for each Placement Region.

The following are ways to alter the presentation of Placement Region data in the Floorplanner View (see page 89):

Enable/Disable painting of individual Placement Regions within the Target Device:

When the checkbox in the "Visibility" column for a Placement Region is selected, the area of the target device (in the Floorplanner view) representing that Placement Region will be painted in the displayed translucent overlay color. When the checkbox is unchecked, the Floorplanner view will be redrawn with the chosen Placement Region overlay no longer painted.

Enable/Disable painting of all Placement Regions within the Target Device:

When the user chooses the **Show/Hide All Placement Regions** action, the visibility of all Placement Regions will be simultaneously either enabled or disabled, causing the Floorplanner View to be repainted appropriately.

Temporarily alter the overlay rendering color of individual Placement Regions:

The overlay rendering color of each individual Placement Region may be chosen by right-clicking the mouse pointer anywhere on the row of the desired Placement Region, then selecting **Choose Overlay Color** from the popup context menu. The user will then be able to use the Color Dialog to choose the desired color for the Placement Region. Note that this is a temporary color change - colors will be reverted to automatically chosen defaults if the user changes the active design, the active implementation, the target device, or closes ACE.

ACE will automatically pick a different overlay color for an individual Placement Region if the user chooses **Reset Overlay Color** from the right-click popup content menu.

Temporarily alter the overlay rendering color for all Placement Regions:

ACE will automatically pick different overlay colors for all Placement Regions if the user chooses the **Reset All Overlay Colors** action.

Organizing Table Data

The following are ways to alter the presentation of the data in the Placement Regions table:

Column resizing

The width of a column can be changed by placing the mouse cursor over the boundary between columns - at this point the mouse cursor should change to indicate resizing is possible. Next, simply left-click and drag left or right to resize the column to the desired width, then release the mouse button.

Column reordering

The order of the columns in the table can be changed by left-clicking and holding on any column name, then dragging left or right to move the column between any other pair of columns, and release the left mouse button to insert the column header at the new location. While dragging, you will see the dragged column header alongside the mouse cursor, and there will be a thick column header separator showing where the column insertion will occur if the mouse is released at the present cursor location.

Filtering

Most columns of the table may filter the displayed Placement Regions by value. When filtering by column value, only Placement Regions with column values matching the filter will be retained; non-matching values will be excluded from the table.

Columns containing text can be filtered by string value (glob string matching by default, but Regular Expression matching is also available, following Java rules, which are extremely similar to Perl rules). Columns with checkmarks can be filtered by boolean value. Columns containing numbers can be filtered by numerical value. Columns which may not be filtered (like the Overlay Color column) will lack a filter icon in the filter row.

To add a filter to a column, the Filter Row must first be visible. (Select the **Toggle Filter Row Visibility** action to show the row if necessary.) Then simply left-click the mouse on the filter icon (∇) for the desired column, which causes a data-appropriate filter dialog to appear. Next, fill in the desired filter values and press **Apply** to apply the filter to the Placement Regions in the table. All values matching that filter will be retained, and all other values will be excluded. Additionally, the background color of the filtered column will change to a bright yellow to indicate the filter is active, and the filter icon at the head of the column will also change to the active filter icon (∇).

To edit (or clear) an existing filter, simply left-click the mouse on the active filter icon (Υ), which again causes the dataappropriate filter dialog to appear, this time pre-populated with the current column filter setting. Change the filter value and press **Apply** again to edit the filter, press **Cancel** to leave the filter unchanged, or press **Clear** to remove the filter from the column. If the filter is cleared, the background color of the column will return to the default background color, and the filter icon will also change to the inactive version (Υ).

Projects View

The Projects view provides a hierarchical view of the Projects (see page 213) in the Workbench (see page 23). From here, projects can be added and removed, project configurations edited, the active implementation (see page 213) can be chosen, saved, or restored, files may be opened for editing, etc.

Clicking on an implementation activates (see page 217) it. Similarly, clicking on a project activates the first implementation in the project definition. The active project and active implementation will both be displayed in a bold font.

The various Source Files (see page 215) making up a project will be added and removed from this view. Source files of the project are listed in the order in which they will be loaded. To change the order the source files are listed / loaded, see Adding Source Files (see page 256).

By default, the Projects view is included in the Projects perspective (see page 23). To add it to the current perspective, click **Window** | **Show View...** | **Projects**.

For detailed information about managing projects, implementations, source files, etc., see Working with Projects and Implementations (see page 252). See also: Project Management Preference Page (see page 208)




Table 73: Projects View Actions

lcon	Action	Toolbar Button	Context Menu	Description
ß	Open File		Y	Opens the selected file in a text editor within ACE. See also: display_file (see page 453)
1	Create project	Y		Opens the Create Project Dialog (see page 176) to allow the user to create a new project definition in the tool. See also: create_project (see page 451)
¢	Load project	Y		Opens the Load Project Dialog (see page 178) to allow the user to load an existing ACE Project File into the tool. See also: load_project (see page 478)
i	Save project	Y	Y	Saves the changes to the selected ACE Project to its ACE Project File on disk. See also: save_project (see page 498)
	Save Project As		Y	Saves the selected ACE project to a newly-chosen filename/location on disk.


lcon	Action	Toolbar Button	Context Menu	Description
Î	Reload project	Y	Y	Reloads the selected ACE Project. See also: restore_project (see page 488)
Î	Add source files	Y	Y	Opens the Add Source Files Dialog (see page 167) to allow the user to add source netlist and constraint files to the selected project in the Projects view. It also allows IP Configuration (see page 288) files (.acxip) to be added to the project as a convenience. See also: add_project_ip (see page 444), add_project_netlist (see page 445), add_project_constraints (see page 444) Constraint files are loaded by ACE in the same order they're displayed within this view. For details on how to change this display / load order, see Adding Source Files (see page 256).
٢	Create implementation	Y	Y	Opens the Create Implementation Dialog (see page 173) to allow the user to create a new project implementation definition for the selected project in the Projects view. See also: create_impl (see page 451)
¢	Restore implementation	Y	Y	Opens the Restore Implementation Dialog (see page 181) to allow the user to restore the active project implementation from an Acxdb Archive File. See also: restore_impl (see page 487)
	Rename implementation		Y	Allows the user to rename the Implementation. See also: rename_impl (see page 481)
i	Save implementation	Y	Y	Opens the Save Implementation Dialog (see page 182) to allow the user to save the active project implementation to an Acxdb Archive File. See also: save_impl (see page 497)
	Open Multiprocess Report		Y	Opens the Multiprocess Summary Report (see page 225) for the selected project, if the project has one. See also: display_file (see page 453)
Ŷ	Refresh contents	Y	Y	Refreshes the listing of supporting files contained within the selected project or implementation.
×	Remove	Y	Y	Allows the user to remove the selected items from the Projects view. Removing items from a project does not delete the corresponding resources on the file system, except for removing implementation output and report files. See also: remove_project (see page 480), remove_project_constraints (see page 480), remove_project_netlist (see page 480), remove_project_ip (see page 480), remove_impl (see page 479)
-	Clone IP		Y	Creates a duplicate of the selected IP and adds it to the project.
۰	Rename IP		Y	Renames the selected IP.

lcor	Action	Toolbar Button	Context Menu	Description
	Regenerate All IP Design Files		Y	Regenerates HDL (Verilog and optionally VHDL), constraint files (*.pdc and *. sdc), etc. for all IP Design files contained in the project (as found in the IP folder of the project in the Projects view). See also: generate_ip_design_files (see page 463)

Table 74: Project View Icons

lcon	Description
æ	Project
2	Project (Active)
;	Project (Save Needed)
*	Project (Active, Save Needed)
٢	Implementation
ø	Implementation (Active)
	File

Some files in the 'Constraints' section of the tree may appear greyed-out to indicate that those constraint files are not enabled in the Active Implementation (see page 217). Various constraint files in a project can be enabled or disabled for an implementation in the Options View (see page 127), under **Design Preparation | Constraint Files**.



Properties View

The Properties View can provide in-depth specifics about many types of pin, net, and instance items on demand, and the view then allows users to navigate many of the relationships between connected items.

To initialize the Properties View with desired information, use the **Display Properties For...** choices found on the rightclick context menus of many of the views within the Floorplanner Perspective. The Tcl command display_properties (see page 454) can also be used to populate the Properties View.

🔋 Netlist Browser	r 🛙 🛛	🔯 Clock Do	mains					
Instanc	e Nan	ne	Hig	Cell Type	Clock Dom	Core	IORing	
🗉 🌐 X_ADDSUB48	5				clk	~		
🔒 a[0]_ipin				IPIN	clk	~		
🔒 a[10]_ipin				IPIN	clk			
🔒 a[11]_ipin	+	Add Instanc	e to Se	lection				1
🔒 a[12]_ipin							E	
🔒 a[13]_ipin		Highlight Instance						
🔒 a[14]_ipin		Choose Highlight Color for next Highlight command						Г
🔒 a[15]_ipin	Q	Zoom To Instance						
🔒 a[16]_ipin		2001110111						E
🔒 a[17]_ipin		Show Instan	ce in N	letlist				Г
🔒 a[18]_ipin	(=	Display Properties for Instance						
🔒 a[19]_ipin	à	Unfix Placen	nent of	Instance				
🔒 a[1]_ipin								
🔒 a[20]_ipin		Unplace Inst	ance	IFUN	UIN			

General Tab

The **General** tab shows the basic, top-level information about the item.

	Instance: X_ADDSUB48.X_DSP64_A
Property	Value
Instance Name	X_ADDSUB48.X_DSP64_A
Highlight Color	
Cell Type	DSP64
Clock Domains	clk (Target Frequency: 700.28)
Core/IO Ring	Core
Placed	Yes
Placed on Site	x_core.DSP[0][6].logic.dsp
Partition	
Placement Region	region_0
Source Netlist File	~/code/projectssp_addsub48/common/tapeout_ab_dsp_addsub48_gate.v
Source Netlist Line Number	214

Source Netlist Shortcuts

Double-click on a 'Source Netlist File' filename to immediately open that file in the Editor area. Or double-click on a 'Source Netlist Line Number' to immediately open the source netlist file, showing the given line number, in the Editor area.

Parameters Tab

The **Parameters** tab shows the type, name, and value of all of the item's configurable parameters.

Туре	Name	Value
Parameter	LOCATION	
Parameter	config_toggle_clk	0
Parameter	enable_initial_token	1
Parameter	init	0
Parameter	retain_token	0

v8.1.1

Pins Tab

The Pins tab shows a variety of information about the item's pins.

					Instance: ina_int_Z[1	1]			
Direction	Pin Name	Туре	Net Name	Net Fanout	Driving Pin	Driver Cell Type	Clock Domain	Target Frequency	Placed on Site Pin
Input	ck	Clock	clka_c	19	clka_ibuf.x_ipad.i_bit_module_rx_clk:oclkbit_y	bit_module_rx_clk	clka	10	x_core.L[0][318].rlb.hlc[1].seq_b:clk
Input	d	Data	net_ina_c[1]_sac_cdc	1	ina_c[1]_sac:dout	SAC	Unspecified		x_core.L[0][318].rlb.hlc[1].seq_b:d
Output	q	Data	ina_int[1]	1	ina_int_Z[1]:q	DFF	clka	10	x_core.L[0][318].rlb.hlc[1].seq_b:q

A number of actions are available on the Pins tab right-click menus.

Table 75: Properties View Pins Tab Actions

lcon	Action	Advanced	Description
	Copy Cell Text		Copy the text onto the system clipboard.
٠	Add to Selection		Adds the item to the ACE selection set (as shown in the Selection View (see page 155)).
	Remove from Selection		Removes the item from the ACE selection set (as shown in the Selection View (see page 155)).
1	Highlight		Applies the currently active highlight color to the chosen item (see Highlighting Objects in the Floorplanner View (see page 294)).
	Choose Highlight Color		Determines which color will be applied the next time the Highlight action is selected.
Q	Zoom To		Zooms the Floorplanner view to a region containing the item.
			Attempts to open a text editor to the file and line number relevant to the chosen item (available only when a single item is chosen in the view).
	Show in Netlist		Caution! This is Early Access functionality; this may not always open the text editor to the expected location.
≡	Display Properties		Display properties for the chosen item in the Properties view. (See Properties View (see page 148))

Reminder: Instances' Selection color vs Highlight color priority


With default preference settings, in the Floorplanner View (see page 89), highlight colors of (placed) instances are only visible when the Instances Layer is enabled, and the instances are not members of the ACE selection set. This behavior is due to the instance's selection color has a higher priority than the highlight color.

Properties Navigation

Move from one item to another by using the 'Display Properties' right-click menu items in the Pins tab. Use 'Display Properties' to move between related pins, nets, and instances.

Diagram Tab

Some items are complicated or interesting enough to warrant a supplemental diagram. For these types of items, a diagram showing the current item configuration can be found on the **Diagram** tab. Tooltips over the diagram may provide supplemental information where useful.



Search View

The Search view provides an interface for searching the ACE design database for design objects (instances, nets, ports, pins, sites, and paths), displaying the results of a search in a list, organized by object type. Optionally, all or part of the results of a search can be added to the current ACE Selection Set, as displayed in the Selection view (see page 155). The Search View is a graphical interface to the Tcl command find.

Instances and Ports in the results list may be dragged and dropped onto the Floorplanner View (see page 89) to assign placement or add placement region (see page 335) constraints (the behavior depends upon the Floorplanner's active tool /mode). Instances and Paths in the results list may be dragged to the Placement Regions View (see page 140) to add placement region constraints.

By default, the Search view is included in the Floorplanner perspective (see page 23). To add it to the current perspective, select **Window -> Show View... -> Search**.

See also: Object Type Prefixes (see page 286)

A maximum of 200 objects are displayed in the Search view at a time. Use the arrow buttons (<-> and <->) on the view's toolbar to page through the full set of search results.




Table 76: Search View Icons

Icon	Description
Θ	Object (unplaced instances and ports; all pins, nets, and paths)
~	Placed Object (Applies to instances and ports)
a	Fixed-Placed Object (Applies to instances and ports)
#	I/O Macro (Applies to ports)
••	Instances (All instances will be under this branch of the search results.)
۷	Ports (All ports will be under this branch of the search results.)
10 10	Pins (All pins will be under this branch of the search results.)
e[ie	Nets (All nets will be under this branch of the search results.)
e He	Paths (All paths will be under this branch of the search results.)

lcon	Description
00	Sites (All sites will be under this branch of the search results.)

Many of the actions in the Selection view are available as both toolbar buttons and right-click context menu choices. Toolbar buttons typically act upon all the listed Search results items, while context menu actions will only affect the subset of items currently chosen within the Results list.


Table 77: Search View Actions

lcon	Action	Toolbar Button	Context Menu	Description
A	Find objects	Y		Searches for objects in the ACE design database using the search criteria from the Search view.
¢	Display next 200 results	Y		Displays the next 200 objects in the search results list.
¢	Display previous 200 results	Y		Displays the previous 200 objects in the search results list.
÷	Add to selection	Y	Y	Adds all objects that are currently chosen in the Search view "Results" list to the current selection set (as displayed in the Selection View).
	Remove from selection		Y	Removes all objects that are currently chosen in the Search view "Results" list from the current selection set (as displayed in the Selection View).
×	Un- Highlight Results	Y	Y	Turns off the highlight color for objects. (Note: Stops highlighting the search results in the Floorplanner View. Other views are not affected by highlighting.)
4	Highlight Results	Y	Y	Highlights objects with the currently-selected search highlight color. The highlighted results will be visible in the Floorplanner View. (Other views are not affected by highlights.)
	Choose Highlight Color	Y		Allows the user to change the current highlight color for search result highlighting. This color will be used in the Floorplanner View when the Search view's Highlight Results (<i>J</i>) button is pressed.
Q	Zoom To Object		Y	Zooms the Floorplanner view to a region containing the item currently chosen in the results list.
				If relevant data exists, opens a text editor to the file and line number relevant to the chosen result item. (Available only when a single item is chosen in the results list, and that item is an Instance or Net.)

lcon	Action	Toolbar Button	Context Menu	Description	
	Show in Netlist		Y	This is Early Access functionality; this may not always open the text editor to the expected location.	
۵	Fix Placement of Instance		Y	Causes the placement state of the chosen Instance to change from unfixed (or soft) to Fixed.	
à	Unfix Placement of Instance		Y	Causes the placement state of the chosen Instance to change from Fixed to unfixed (soft).	
	Unplace Instance (s)		Y	Unplaces all Instances currently chosen in the results list.	

Table 78: Search View Options

Option	Description				
Patterns	Enter a Tcl regular-expression pattern which will be used to perform a name-based search. Previously used search patterns may be selected from the drop-down.				
Filters Enter a search filter to further restrict the search results by properties other than name. Previously used search filters may be selected from the drop-down. See Filter Properties (see page 230).					
"" (Search Filter Builder)					
Instances	Select this checkbox to include Instances in the search results.				
Ports	Select this checkbox to include Ports in the search results.				
Pins	Select this checkbox to include Pins in the search results.				
Nets	Select this checkbox to include Nets in the search results.				
Paths	Select this checkbox to include Paths in the search results.				
Sites	Select this checkbox to include Sites in the search results.				
Add Results to Selection	If selected when a search is performed, all the results of that search will be added to the ACE selection set.				



Search Results and ACE Selection

The complete results of a search may be added to the current ACE Selection Set (and thus rendered in a special color, by default a bright greem, in the Floorplanner View) by checking the **Add Results to Selection** checkbox before starting the search. A subset of the search results may be added to the current ACE selection set by selecting the desired additions in the search "Results" list and pressing the **Add to Selection** (+) button. Or, a single entry in the "Results" list can be double-clicked to add it to the current selection.

Search Highlights

There is typically a tremendous amount of visualization data available in the Floorplanner view. The granular highlighting allowed by the Search view, the Selection view, and the Highlight functionality (see Highlighting Objects in the Floorplanner View (see page 294)) is an attempt to help turn this data into useful information, by enabling the user to find and focus on specific information within their designs.

By highlighting multiple search result sets in the same or different colors, the user can make desired information more visible in the graphical views. By selectively un-highlighting or re-highlighting smaller (more specific) result sets (which are a subset of already-highlighted objects), the user may focus in on just the objects that most interest them.

When used in combination with the layering functionality (see the Layers portion of the toolbox for the Floorplanner view) and Selection functionality (see the Selection view (see page 155) as well as the Tcl commands select and deselect), the user should be able to achieve a graphical visualization at whatever granularity they desire.

The Selection color takes precedence over the Highlight color by default. If design objects are both highlighted and selected, they will be painted the selection color (bright green by default) in the Floorplanner view. To see the design objects painted in the Highlight color (with default precedence settings), the objects must first be removed from the current Selection set (as shown in the Selection view). The Floorplanner view's settings (including precedence) for Highlight and Selection colors can be manipulated on the Floorplanner View Colors and Layers Preference Page (see page 194).

Selection View

The Selection view provides an interface allowing a user to view and manage the current selection set. A selection set consists of a collection of ACE design database objects. The selection set may also be manipulated with the Tcl commands select and deselect.

The Selection view displays the current selection set in a list, organized by object type. The object type groupings are Instances, Ports, Pins, Nets, Paths, and Sites; these are the only object types which may be Selected.

A maximum of 200 objects are displayed in the Selection view at a time. Use the arrow buttons (\Rightarrow and \Rightarrow) on the view's toolbar to page through the full content of the ACE selection set.

The (current page of) selected objects in the Selection view will also be displayed with special coloration (by default a bright green) in the Floorplanner view (see page 89).

Objects may be added to the selection set from the Search view (see page 151) (if **Add Results to Selection** is checked when a search is issued, or by choosing individual objects from the search results and selecting **Add to Selection**), or from the Floorplanner view (see Selecting Floorplanner Objects (see page 292)).

Various drag-and-drop operations may be initiated by dragging single or (in some cases) multiple items from the selection list to other views in the Floorplanner perspective. If the user wishes to drag all selected objects of a given type (for example, Instances), including those not in the current page of 200 selected objects, then the node with that type name (ex: Instances) may be dragged. (Be aware that some drag-and-drop operations, like pre-placement assignment, will not work with multiple selected objects at once.)

Instances and Ports in the selection list may be dragged and dropped onto the Floorplanner view to assign preplacement or add placement region (see page 335) constraints (the behavior depends upon the Floorplanner's active tool /mode). Instances and Paths in the results list may be dragged to the Placement Regions view (see page 140) to add placement region constraints.

By default, the Selection view is included in the Floorplanner perspective (see page 23). To add it to the current perspective, select **Window -> Show View... -> Other... -> Selection**.




Table 79: Selection View Icons

lcon	Description						
0	Object						
~	Placed Object (Applies to instances and ports)						

lcon	Description
ß	Fixed-Placed Object (Applies to instances and ports)
	I/O Macro (Applies to ports)
••	Instances (All instances will be under this branch of the selection.)
٩	Ports (All ports will be under this branch of the selection.)
19 19	Pins (All pins will be under this branch of the selection.)
•[<mark>10</mark>	Nets (All nets will be under this branch of the selection.)
ele	Paths (All paths will be under this branch of the selection.)
00	Sites (All sites will be under this branch of the selection.)

Many of the actions available in the Selection view are available as both toolbar buttons and right-click context menu choices. Toolbar buttons act upon all the listed Selection items, while context menu actions will only affect the subset of items currently chosen within the Selection list. Be aware that available right-click context menu choices will vary depending upon the context: the number and the type of the items will alter the available actions.

Table 80: Selection View Actions

lcon	Action	Toolbar Button	Context Menu	Description	
Q	Zoom to Full Selection Set	Y		Zooms the Floorplanner view to a region containing the current list of chosen objects in the Selection view.	
Q	Zoom to Object		Y	Zooms the Floorplanner view to a region containing the currently chosen object in the Selection view.	
⇔	Display next 200 objects	Y		Displays the next 200 objects in the selection set.	
¢	Display Previous 200 objects	Y		Displays the previous 200 objects in the selection set.	
×	Deselect object	Y	Y	Deselects objects in the Selection view list, removing them from the current selection set in ACE.	

lcon	Action	Toolbar Button	Context Menu	Description			
*	Deselect all objects	Y		Deselects all objects in the current selection set in ACE, resulting in an empty selection set.			
×	Un-Highlight Selection	Y	Y	Turns off the highlight color for objects in the current selection. (Note: Stops highlighting the ACE selection set in the Floorplanner view. Other views are not affected by highlighting.)			
1	Highlight Selection	Y	Y	Sets the highlight color for objects in the current ACE selection set to the currently-chosen highlight color. Reminder: the highlight coloring will only be visible in the Floorplanner view after the objects are no longer Selected, since the Selection color overrides the highlight color.			
	Choose Highlight Color	Y		Allows the user to change the current ACE selection set highlight color (which is different from and overridden by the Selection color). This color will be used in the Floorplanner view when the Highlight Selection (\checkmark) action is chosen in the Selection view.			
	Show in Netlist		Y	If relevant data exists, opens a text editor to the file and line number relevant to the chosen Selection item. (Available only when a single item is chosen in the Selection list, and that item is an Instance or Net.)			
	ivenst			This is Early Access functionality; this may not always open the text editor to the expected location.			
۵	Fix Instance Placement		Y	Causes the placement state of the Instance under the mouse cursor to change from unfixed (or soft) to Fixed.			
à	Unfix Instance Placement		Y	Causes the placement state of the Instance under the mouse cursor to change from Fixed to unfixed (or soft).			
	Unplace Instance(s)		Y	Unplaces the Instances chosen in the view.			
	Unplace All Instances in ACE Selection Set		Y	Unplaces all Instances that are members of the current ACE selection set.			

For more information about the interaction between Selection and Highlighting, please see Search Highlights (see page) as well as Highlighting Objects in the Floorplanner View (see page 294).

See also: Object Type Prefixes (see page 286)

Snapshot Debugger View

The Snapshot Debugger view provides a graphical interface for controlling an embedded Snapshot IP block in a programmed Achronix device. By default, the Snapshot Debugger view is included in the Programming and Debug Perspective (see page 23). To access the Snapshot Debugger view from any other perspective, select **Window** \rightarrow **Show View** \rightarrow **Other...** \rightarrow **Achronix** \rightarrow **Snapshot Debugger**.

From this view, the user is able to run the Snapshot Debugger (see page 314) embedded in their design. A simple button press will Collect Live Sample Data (see page 326) in a VCD file. In addition, in this view the user can Configure the Debug Capture Trigger Pattern(s) (see page 318), Configure a Test Stimulus (see page 323), and Configure the Data Capture Ranges (see page 325) before and after the trigger(s).

For convenience, the user may choose to save (see page 328) (🄛) and load (see page 328) (🔄) favorite Snapshot configurations via the view's toolbar buttons. Saved configurations may also be used to drive Snapshot in Batch Mode (see page 329) via Tcl.

When a user design containing the ACX_SNAPSHOT macro completes the Flow Step (see page 218)Run **Prepare**, a names.snapshot configuration file is automatically generated. This file contains harvested information from the design including the widths, depths and signal names for the monitor, trigger, and stimuli busses, user clock frequency, and default log and vcd file path settings. When an Active Project and Implementation (see page 217) is available, the Snapshot View automatically loads the names.snapshot file to pre-populate the relevant fields of the view. Note that when generated, the file contains only a subset of a complete Snapshot configuration, and thus a generated names.snapshot file should not be used to drive Snapshot in Batch Mode (see page 329) via Tcl.

See also: Running the Snapshot Debugger (see page 314), Assign Bussed Values Dialog (see page 170), and Assign Bussed Signal Names Dialog (see page 168).

Table 81:	Snapshot	Debugger	View	Toolbar	Buttons
-----------	----------	----------	------	---------	---------

lcon	Action	Description
0	Arm Snapshot	Send the trigger conditions configuration to the Snapshot Debugger core, send the <i>Stimulus</i> value to the Design-Under-Test, wait for the trigger condition to be met, retrieve the trace buffer contents, and output a VCD file. The Snapshot Debugger view runs the Achronix STAPL Player (acx_stapl_player) under the covers to control the JTAG interface.
	Cancel Snapshot	Cancels the Snapshot Arm by stopping the polling process and then resetting the ACX_SNAPSHOT macro.
Þ	Save Snapshot Configuration	Saves the current settings of the Snapshot view to a text file. See Saving/Loading Snapshot Configurations (see page 328).
₽	Load Snapshot Configuration	Loads a previously saved configuration file. See Saving/Loading Snapshot Configurations (see page 328).
Q	Capture Snapshot Startup Trigger	The action requires that the end user has configured the initial startup trigger parameters on the ACX_SNAPSHOT macro to enable the Startup Trigger feature, and that the Arm Snapshot action has not been executed since the bitstream has been programmed. This action will wait for the startup trigger condition to be met, retrieve the trace buffer contents, and output a VCD file.

lcon	Action	Description
≓ 0	Configure JTAG Interface	Opens the preferences dialog with the Configure JTAG Connection Preference Page (see page 191) visible. See Configuring the JTAG Connection (see page 310).

O ACE - Achronix C	AD Environmen	t - Version	- snap	shot_counter_v3_hd->im	npl_1 (AC22iHD1000)		and a local second second		
File Edit Actions	Window H	elp						-	
🖉 🔒 🕒	4 v 4 🗈	1 2 8	🤊 i 🖻 🖻	😤 📳 🚍					
🏇 Snapshot Debug					🔄 😜 😜 🗆 C		📄 snapshot.log 🛛 🔚 snapshot.v	cd 2	3
▼ Trigger Condit	ions								[[· 이] · · · · · · · · · · · · · · · · · ·
Set up the con	ditions to trigge	r the capture o	f data on the	monitor channels.					
Trigger Mode		Single			-		Name		20 21 22 23 24 25 26 27 28 29
Number of Se	quential Trigger	s 3			•		I≡ counter_a[7:0] - counter a[7]		
Trigger Chann	el Width	38					- counter_a[6]		
							counter_a[5]		
Trigger Char				1				=	E
Channel	Trigger 1	Trigger 2	Trigger 3	Signal Name			- counter_a[3]		
0	Х	Х	Х	reset_n	=		 counter_a[2] counter_a[1] 		
1	X	X	X	stimuli_valid			- counter a[0]		
2	X	X	X	arm limit_a[0]			l≡ counter_b[15:0]		163 4a64 4a65 4a66 4a67 4a68 4a69 4a6a 4a6b 4a6c
4	X	X	X	limit_a[0]		=	- counter_b[15]		
5	X	X	X	limit_a[2]			- counter_b[14]		
6	X	X	X	limit_a[3]			- counter_b[13]	Ŧ	•
7	х	Х	х	limit_a[4]			4 III >		· · ·
8	Х	Х	Х	limit_a[5]			Move Up Add		Left: 0000001037 tk how Time Right: 0000001047 tk
9	Х	Х	Х	limit_a[6]	-				
Load Signal	Names From A	ctive Project	Reset Signal	Names			Move Down Remove		Marker: 0000001040 tk Cursor: 0000001046 tk
							Waveform File Preview		
Monitor Chann Stimuli	iels						Tcl Console 🖾 📲 JTAG Diagra	m	
 Advanced Opt 								chro	onix Semiconductor Corp. All rights reserved.
	and output file I	ocations, and	advanced opt	ons					C:/Users//.achronix/ace_2017_09_07_1 r cad12 (9632 of 9800 licenses available). Run
Pre-Store	Pre-Store 0%						INFO: Installing Reference D	esig	gn: C:/Users/ /achronix/ref_designs/P
	Trigger 1 Select						INFO: Installing Reference D INFO: Installing Reference D		gn: C:/Users/ /achronix/ref_designs/S gn: C:/Users/ /achronix/ref_designs/S
Select Usi	ng AND 💿 Sel	ect Using OR					INFO: Installing Reference D	esig	gn: C:/Users/ //achronix/ref_designs/S
Trigger 2 Sel	ect						<pre>INFO: Installing Reference D cmd> ace internal::enable re</pre>		
Select Usi	ng AND 💿 Sel	ect Using OR					<pre>cmd> restore_project "C:/Use</pre>		/Documents/ACE Demos/snapshot_counte
			m			-	cmd> <		
-					•				
□◆							72M of 2	45M	

Table 82: Snapshot Debugger View Options

Option	Description						
Trigger Conditions							
Trigger Mode	Allows the user to select the trigger mode to use when the Arm action is run. The default trigger mode is Single , which means the trigger conditions are programmed in to the ACX_SNAPSHOT macro and then the GUI waits for a single trigger event to occur which matches those trigger conditions, and then a single VCD file is recorded. If Immediate trigger mode is selected, pressing the Arm button results in the same behavior as Single trigger mode, except that all 3 trigger patterns are treated as "Don't Care" (X's) so that the trigger event will occur as soon as the Arm button is pressed. If Repetitive trigger mode is selected, the trigger conditions are programmed in to the ACX_SNAPSHOT macro and samples are captured repetitively until the upper limit of trigger event records is reached. When Repetitive trigger mode is selected, an additional set of repetitive trigger mode options will appear to allow the user to configure the number of sequential times Snapshot should be armed repetitively using the configured trigger conditions, and the way in which the output VCD files are managed.						
Number of Sequential Triggers	Allows the user to select the use of either 1 , 2 , or 3 sequential triggers. If 1 is selected, Trigger 2 and Trigger 3 are ignored during the match. If 2 is selected, Trigger 3 is ignored during the match and Snapshot will trigger when Trigger 1 is matched, followed on any subsequent clock by a match on Trigger 2. If 3 is selected, then Snapshot will trigger after a match on Trigger 1, followed by Trigger 2, followed by Trigger 3. See Configuring the Trigger Pattern (see page 318), Configuring Test Stimulus (see page 323), and Configuring the Monitor Signals (see page 322).						
Trigger Channel Width	The Snapshot debugger module is parameterizable to trigger channel widths of 1 to 40 channels. The user must set the Trigger Channel Width to the value that corresponds with the parameterized Snapshot RTL instantiation. The trigger width is automatically extracted from the user design and saved in the generated names.snapshot file, which can be loaded and edited.						
Channel	The trigger channel number connected to the Snapshot Debugger core.						
Trigger 1	Sets the trigger 1 value for each channel. Valid options are X (don't care), R (rising edge), F (falling edge), 0 (level 0), and 1 (level 1). See Configuring the Trigger Pattern (see page 318)						
Trigger 2	Sets the trigger 2 value for each channel. Valid options are X (don't care), R (rising edge), F (falling edge), 0 (level 0), and 1 (level 1). This column is only editable if 2 or 3 triggers are selected. See Configuring the Trigger Pattern (see page 318)						
Trigger 3	Sets the trigger 3 value for each channel. Valid options are X (don't care), R (rising edge), F (falling edge), 0 (level 0), and 1 (level 1). This column is only editable if 3 triggers are selected. See Configuring the Trigger Pattern (see page 318)						
Signal Name	Sets the user-defined name for the trigger channel. This signal name is automatically extracted from the user design and saved in the generated names.snapshot file, which can be loaded and edited.						
Load Signal Names							

Option	Description						
From Active Project	When pressed, loads the names.snapshot file generated during design preparation (the Run Prepare flow step), which renames all signals with their project-specific names and loads other harvested project-specific settings.						
Reset Signal Names	When pressed, renames all signals back to their default names, which will be "signal" with a suffix corresponding to the channel number.						
Repetitive	Trigger Settings						
Record Limit	The repetitive trigger Record Limit setting determines how many times (number of records) the GUI will repeatedly Arm the Snapshot debugger and capture samples. The user may set this to automatically run Snapshot up to 128 times.						
VCD Record Limit	The repetitive trigger VCD Record Limit setting determines how many Snapshot records to capture in a single VCD file. This essentially concatenates the VCD files from consecutive runs of Snapshot (records) into a single VCD file. The VCD file waveform contains a set of virtual signals to indicate the system timestamp at which each Snapshot record was captured. The user may concatenate up to 10 Snapshot records in a single VCD file.						
Overwrite VCD File	If the Overwrite VCD File option is selected, the VCD Waveform File name specified in the Advanced Options section will be used to store the output VCD file. The file will be overwritten with the new VCD file each time the VCD record limit is reach. If the Overwrite VCD File option is not selected, then multiple VCD files will be written out and a unique VCD record number will be added to the VCD Waveform File name specified in the Advanced Options section for each VCD. For example, if you set the Record Limit to 8 and set the VCD Record Limit to 2, and set the VCD Waveform file path the "./snapshot.vcd", then Snapshot would output 4 VCD files to ". /snapshot1.vcd", "./snapshot2.vcd", "./snapshot3.vcd", "./snapshot4.vcd", each containing 2 Snapshot capture records.						
Monitor Ch	annels						
Monitor Channel Width	The Snapshot debugger module is parameterizable to monitor channel widths of 1 to 4087 channels. The user must set the Monitor Channel Width to the value that corresponds with the parameterized Snapshot RTL instantiation. The monitor width is automatically extracted from the user design and saved in the generated names.snapshot file, which can be loaded and edited.						
Number of Samples	The Snapshot debugger module is parameterizable to capture between 512 and 16384 samples. The user must set the Number of Samples to the value that corresponds with the parameterized Snapshot RTL instantiation. The number of samples is automatically extracted from the user design and saved in the generated names. snapshot file, which can be loaded and edited.						
Channel	The monitor channel number connected to the Snapshot Debugger core.						
Signal Name	Sets the user-defined name for the monitor channel. This signal name is automatically extracted from the user design and saved in the generated names.snapshot file, which can be loaded and edited. This signal name will be used in the VCD file waveform output.						
Load Signal Names							

Option	Description			
From Active Project	When pressed, loads the names.snapshot file generated during design preparation (the Run Prepare flow step), which renames all signals with their project-specific names and loads other harvested project-specific settings.			
Reset Signal Names	When pressed, renames all signals back to their default names, which will be "signal" with a suffix corresponding to the channel number.			
Stimuli				
Stimuli Channel Width	The Snapshot debugger module is parameterizable to stimuli channel widths of 0 (no stimuli) to 512 channels. The user must set the Stimuli Channel Width to the value that corresponds with the parameterized Snapshot RTL instantiation. The stimuli width is automatically extracted from the user design and saved in the generated names.snapshot file, which can be loaded and edited.			
Channel	The stimuli channel number connected to the Snapshot Debugger core.			
Value	The value to drive out on this stimuli channel ARM_DELAY cycles before Snapshot is Armed (when the Arm button is pressed).			
Signal Name	Sets the user-defined name for the stimuli channel. This signal name is automatically extracted from the user design and saved in the generated names.snapshot file, which can be loaded and edited.			
Advanced (Options			
Pre-Store	Controls the ratio of samples collected before and after the trigger. See Configuring Advanced Options (see page 325).			
Trigger 1 Select	When set to Select Using AND , Snapshot ANDs the values within the active Trigger to determine a match. This setting indicates that ALL signal values not masked must match the specified pattern in order to generate a trigger match event. When set to Select Using OR , Snapshot ORs the values within the active Trigger to determine a match. This setting indicates the trigger match event will be generated if ANY of the non-masked signal values match the specified pattern. See Configuring the Trigger Pattern (see page 318).			
Trigger 2 Select	When set to Select Using AND , Snapshot ANDs the values within the active Trigger to determine a match. This setting indicates that ALL signal values not masked must match the specified pattern in order to generate a trigger match event. When set to Select Using OR , Snapshot ORs the values within the active Trigger to determine a match. This setting indicates the trigger match event will be generated if ANY of the non-masked signal values match the specified pattern. See Configuring the Trigger Pattern (see page 318).			
Trigger 3 Select	When set to Select Using AND , Snapshot ANDs the values within the active Trigger to determine a match. This setting indicates that ALL signal values not masked must match the specified pattern in order to generate a trigger match event. When set to Select Using OR , Snapshot ORs the values within the active Trigger to determine a match. This setting indicates the trigger match event will be generated if ANY of the non-masked signal values match the specified pattern. See Configuring the Trigger Pattern (see page 318).			
Frequency (MHz)	Must be configured to match the the <i>user_clk</i> timing constraint set in the SDC file of the design being debugged. This will automatically be set according to the values captured in the names.snapshot file when an active implementation is available. See Configuring Advanced Options (see page 325).			

Option	Description
File Paths Relative To	Chooses whether the Log File and Waveform File paths are understood to be relative to the Active Project 's directory or to the Working Directory . (Only matters when the file paths provided are relative paths, and not absolute paths.)
Log File	File name for the Snapshot log file, where raw Snapshot output (including warning and error messages) is logged. The default file name can be overwritten, and the accompanying Browse button may be used to graphically navigate to the desired directory/file. See Configuring Advanced Options (see page 325).
Waveform File	File name for the Snapshot VCD waveform output file, where the Snapshot sampled values (the trace buffer) is stored. The default file name can be overwritten, and the accompanying Browse button may be used to graphically navigate to the desired directory/file. See Configuring Advanced Options (see page 325).
Startup Trigger	This is the same as the Capture Snapshot Startup Trigger (\mathbb{Q}) button in the view's toolbar. See Collecting Samples of the User Design (see page 326).
Arm	This is the same as the Arm Snapshot (()) button in the view's toolbar. See Collecting Samples of the User Design (see page 326).
Cancel	This is the same as the Cancel Snapshot () button in the view's toolbar. See Collecting Samples of the User Design (see page 326).

Tcl Console View

The Tcl Console view provides an interactive Tcl console for ACE. All user interactions that change design and project data go through the Tcl command interface, including all commands executed while in the GUI. From here, executed commands and their information are displayed, including any warning and error messages. This console can also be used interactively by typing Tcl commands directly into the console to manipulate projects or the current design.

Valid ACE commands are highlighted in bold green. Informational messages are displayed in italic blue text. Warning messages are displayed in italic yellow text, and error messages are displayed in italic red text.

When the cursor is at the **cmd>** prompt, pressing the up arrow on the keyboard (\uparrow) will move backward through the history of recently-issued commands, if the user wishes to edit and re-issue any prior command.

When typing in a command or filepath at the **cmd>** prompt, pressing the **TAB** key opens a dynamic content-assist list showing auto-completion candidates as well as command help text. (If there are no valid choices available to complete the user's typing when TAB is pressed, a beep error tone will be sounded, and no content-assist list will appear.) Pressing the up or down arrows on the keyboard will move through entries in the content-assist list, and pressing **Enter** will choose the selected entry in the list. Entries in the list may also be left-clicked with the mouse.

By default, the Tcl Console view is included in all Perspectives (see page 23). If it is not presently visible, to add it to the current perspective, select **Window** \rightarrow **Show View** \rightarrow **Tcl Console**.

For more details, see Using the Tcl Console (see page 283), check the available preferences on the Tcl Console View Preference Page (see page 208), and see the available commands in the Tcl Command Reference (see page 420).




Figure 23: Screenshot of the Tcl Console View

Table 83: Tcl Console View Toolbar Buttons

Ic	on	Action	Description	
I		Send command	Sends the current Tcl command at the console's prompt. Alternatively, the user can press ENTER to send the current command.	
	86	Clear console	Clears the text in the console up to the current prompt line.	
		Display log file	Opens the ACE log file for the current session in the Editor Area.	

When Tcl command return values are displayed in the Tcl Console, any long returned values will be visually truncated at 500 characters in the console. The actual returned value will not be edited, just the textual representation shown in the console, thus scripts using long return values will still behave properly.

Dialogs

Several dialogs are used within ACE. These dialogs are typically shown in response to a user's specific menu choices or button presses.

Add Signals to Waveform Viewer Dialog

This dialog allows the user to add signals to the table and waveform area of the VCD Waveform Editor (see page 27). The dialog allows the user to either unhide signals which were previously hidden via the **Remove** button in the VCD Waveform editor, or add duplicates of already-shown signals to the table and waveform. The selected signals may added

at either the top or bottom of the table/waveform via the dialog. If the user wishes to move the signals to a location other than the top or bottom, this must be done via the **Move Up** and **Move Down** buttons on the VCD Waveform editor.

Add Signals to Waveform Viewer	×
■— signal12 ■— <mark>signal13</mark> ■— signal14	
 Select from All Signals Select from Hidden Signals 	
Append Insert Close	כ

The majority of the dialog is taken up by an area listing the signals. The signals listed will vary depending upon the radiobutton currently selected in the dialog.

Table 84: Add Signals to Waveform Viewer Dialog Actions

Action	Description			
Select from All Signals	When selected, this radio button will cause the list to be populated with all the signals contained in the current VCD file.			
Select from Hidden Signals	When selected, this radio button will cause the list to be populated with all the signals found in the VCD file which are currently hidden. (Signals 'removed' from the VCD Waveform editor's signal table are considered hidden.) If no signals are currently hidden, the list of hidden signals will be empty.			
Append	This button appends the currently-selected signal to the bottom of the VCD Waveform Editor's signal table.			
Insert	This button inserts the signal currently selected in the dialog's list below the signal currently selected in the VCD Waveform Editor's signal table. If no signal was selected in the VCD Waveform Editor's signal table when the Add button was pressed to bring up this dialog, the signal selected in the dialog is inserted at the top of the VCD Waveform Editor's signal table.			
Close	This button closes the dialog.			

signal selected in the dialog's list to the VCD Waveform Editor's signal table multiple times.

These buttons will be disabled if no signal is currently selected in the dialog's signal list. If either button is used to un-hide a previously-hidden signal, the signal will be removed from the list of hidden signals (because it is no longer considered hidden). There are also some icons used by content displayed in the dialog's signal list. These are shown below.

Table 85: Add Signals to Waveform Viewer Dialog Icons

lcon	Description
-	Signal
[≡	Bus

Add Source Files Dialog

The Add Source Files dialog is used to browse for netlist (.v, .vm, and .vma), constraints (.sdc and .pdc), and IP Configuration (.acxip) Source Files (see page 215) to add to the selected Project (see page 213). After selecting the files to add, click **Open** (in Windows) or **OK** (in Linux) to add them to the project.

▼	Add Source Files to "proj_loop"	×
iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	🕞 Home proj_loop	
 Filesystem 	Name	✓ Modified
CD-RW/DVD-ROM Drive	Dimpl_1	11/12/2007
	😂 test_run	Yesterday
	Core_preplacement.pdc	11/29/2007
	a counter6_gate.v	12/06/2007
	io_preplacement.pdc	11/29/2007
	preplacement.sdc	10/04/2007
	📄 proj_loop.acxprj	Yesterday
	i proj_loop.acxprj-	11/15/2007
& Add ■ Remove]	~~ \
		¥⊆ancel ∳OK
		ug001_c02_64_0119

Source File Load Order

ACE loads source files in the same order they were added to the project. If ACE is loading files in an incorrect order, remove all source files from the project, and then add them, **one at a time**, to the project in the desired order.

When files with unrecognized file extensions are added to a project (possible when the "*.*" file filter is selected in the Add Source Files dialog), a second dialog will appear asking the user to categorize the unknown file extensions.

 \mathbf{A}

🖸 Add Source Files				
Add Source Files				
All Unknown File type categorized before yes				
Unknown Files	Netlist Files			
io_view.cfg				
	>> Constraints Files			
	<			
	>> IP Files			
	Einish Cancel			

The categorization dialog will contain the list of unknown files on the left, with the allowed categories for each file on the right. Files may be moved into and out of the categories with the >> and << buttons, respectively.

Once all the files are categorized, press the **Finish** button to add the files to the active ACE project, or press Cancel to add none of the files.

See also: Adding Source Files (see page 256) and Adding Configuration Files to a Project (see page 290).

Assign Bussed Signal Names Dialog

The Assign Bussed Signal Names Dialog wizard allows the user to assign multiple signal names from the SnapShot Debugger view's (see page 159) "Monitor Channels", "Trigger Channels", or "Stimuli Channels" tables using bus notation. After configuring the bus in the dialog, the bus name and indices are propagated to all the selected signals, changing the signal names appropriately. Monitor channel signal names will then be used in the SnapShot sampled output, visible in the VCD Waveform Editor (see page 27).

This dialog is only useful when creating a Snapshot configuration from scratch. Typically, this dialog is not
 needed since ACE automatically outputs all the signal names from the user design into the names.snapshot file as part of the normal ACE Place and Route flow.

🖸 Assign Bussed Signal Names 📃 🗖 🛛					
Bus Name A	ssignment				
	This wizard allows you to automatically configure the signal name with bus notation in the selected				
Signal Name	bus				
olghairteine					
Width	4				
Starting Index	0				
Ascending C	Drder				
O Decending (Drder				
0	Einish Cancel				

 Table 86: Assign Bussed Signal Names Dialog Options

Option	Description		
Signal Name	The desired name of the bus.		
Width	he width (in bits) of the bus. This is not editable. It will reflect the number of signals which were selected from ne table in the Snapshot Debugger View (see page 159).		
Starting Index	The desired starting index of the bus, sometimes also called the offset into the bus.		
Ascending Order	When selected, the bus indices will start at Starting Index and will increment Width times.		
Descending Order	When selected, the bus indices will start at Starting Index and will decrement Width times.		
Finish	This button will accept the specified bus configuration, close the dialog, and apply the changes to the SnapShot Debugger view's (see page 159) table.		
Cancel	This button will discard the specified bus configuration and close the dialog. No changes will be applied to the SnapShot Debugger view's (see page 159) table.		

Assign Bussed Values Dialog

The Assign Bussed Values Dialog wizard allows the user to assign a value to multiple signals from the SnapShot Debugger view's (see page 159) "Trigger Channels" or "Stimuli Channels" tables as a bus. After configuring the bus in the dialog, the values of each signal are propagated to all the selected signals in the SnapShot Debugger View (see page 159). There are two ways to launch this dialog to allow bus assignment of values:

- With your mouse, left click to select a single row in the SnapShot Debugger View (see page 159) table which has a bussed signal name (i.e. din[2]). Then right mouse click to edit the **Value by Bus**. This method will automatically find all the other bits in the bus with the same signal name (i.e. din[0], din[1], din[2], etc.) and open the dialog to allow editing of the entire bus of signals.
- With your mouse, hold CTRL or SHIFT and left click to select multiple rows in the SnapShot Debugger View (see page 159) table. Then right mouse click to edit the **Value by Selection**. This method will open the dialog to allow editing of all selected signals as a bussed value.

See also: Configuring the Trigger Pattern (see page 318).

O Assign Bussed Values							
This	Bus Value Assignment This wizard allows you to automatically configure the value of a bussed signal.						
Binary	/ Value	10100011					
Hex V	alue	a3					
Decin	nal Value	163					
Bit	Valu	e Signal Name					
0	1	limit_a[0]					
1	1	limit_a[1]					
2	0	limit_a[2]					
3	0	limit_a[3]					
4	0	limit_a[4]					
5	1	limit_a[5]					
6	0	limit_a[6]					
7 1 limit_a		limit_a[7]					
0	Image: Terminal State Finish Cancel						

O Assi	O Assign Bussed Values						
This	Bus Value Assignment This wizard allows you to automatically configure the value of a bussed signal.						
	Value	X1R					
Hex Va	alue nal Value	??					
Bit	Valu	e	Signal Name				
0	F		reset_n				
1	0		stimuli_valid				
2	R		arm				
3	1		limit_a[0]				
4	Х		limit_a[1]				
0	Finish Cancel						

Table 87: Assign Bussed Values Dialog Options

Option	Description
Binary Value	The desired value for the bus in binary. Valid values for each bit for Trigger Channels are X (don't care), R (rising edge), F (falling edge), 1 (level 1), and 0 (level 0). Valid values for each bit for Stimuli Channels are 1 (level 1), and 0 (level 0). The right most bit corresponds to bit 0 in the table of signal names, and the left most bit corresponds to the MSb in the table.
Hex Value	The desired value for the bus in hexadecimal. This field is only capable of representing level (1 or 0) values for each channel. X (don't care), R (rising edge), and F (falling edge) binary values result in a ? character in this field.
Decimal Value	The desired value for the bus in decimal. This field is only capable of representing level (1 or 0) values for each channel. X (don't care), R (rising edge), and F (falling edge) binary values result in a ? character in this field.
Bit	The bit offset into the bus value being edited.

Option	Description
Value	The bit value at the bit offset into the bus value being edited.
Signal Name	The signal name at the bit offset into the bus value being edited.
Finish	This button will accept the specified bus configuration, close the dialog, and apply the changes to the corresponding SnapShot Debugger view's (see page 159) table.
Cancel	This button will discard the specified bus configuration and close the dialog. No changes will be applied to the corresponding SnapShot Debugger view's (see page 159) table.

Create a New Constraints File Dialog

The Create a New Constraints File Dialog is used to easily create a new, empty constraints file and optionally add it to the currently active project. The dialog is available in all perspectives, and can be accessed by selecting **File -> New -> SDC Constraints File...**

O Create a New Cons	traints File	
	create a new SDC Constraints file on the file g, and add it to your project.	
<u>D</u> irectory: Eile name: ☑ Add to active project	C:/output/ace_projects/timing_test new_1.sdc	Browse
0	<u> </u>	Cancel

The dialog allows the user to type the file's destination Directory, or select it graphically using the **Browse...** button. The Directory name provided must already exist. (If selected, the **Browse...** button will display a Directory Selection Dialog, which also allows the user to create a new directory and then select it.)

The File Name must be unique - there must not already be a file with that name in the destination Directory.

If there is currently an active project in ACE, the **Add to active project** checkbox will be enabled and checked by default. If there is no project active, the checkbox will be disabled and deselected.

Once **Finish** is selected, the text file will be created, and a Text Editor (see page 26) will be opened in ACE for the new text file.

This dialog may be used to create PDC files as well as SDC files. Simply change the File Name extension to '. pdc' instead of '.sdc'.

Create a New Text File Dialog

The Create a New Text File Dialog simply allows the user to create a new text file and open it in the ACE text editor in a single action. The dialog is available in all Perspectives (see page 23), and can be selected via File -> New -> Text File

O Create	a New Text File	
New Text	File	
	d allows you to create a new text file on the file system t for editing.	
Directory:	C:/	Browse
<u>F</u> ile name:	new_1.txt	
?	<u>E</u> inish	Cancel

The dialog allows the user to type the file's destination directory, or select it graphically using the **Browse...** button. The **Directory** name provided must already exist. (If selected, the **Browse...** button will display a Directory Selection Dialog, which also allows the user to create a new directory and then select it.)

The File name must be unique - there must not already be a file with that name in the destination directory.

Once **Finish** is selected, the text file will be created, and the ACE Text Editor (see page 26) will be opened for the new text file.

Create Implementation Dialog

The Create Implementation dialog is used to create a new implementation in the selected project. After indicating a new name for the implementation and whether to copy option values from the active implementation, click **Finish** to create the implementation in the selected project.

O Create a New Implementation			
Implementation Creation			
Each implementation of a project holds a set of options and output files. Multiple implementations can be used to experiment with different options.			
New Implementation Name:			
impl_2			
Copy option values from Active Implementation			
7 Finish	Cancel		

Table 88: Create Implementation Dialog Fields

Field	Description	Default
New Implementation Name	The name of the new project implementation to be created. This name must be unique among existing implementations in the selected project. The new name is used to create a new directory under the project directory for the selected project.	impl_
Copy Option Values from Active Implementation	If this field is checked, option values from the current Active Implementation will be copied into the new implementation.	Off

Create Placement Region Dialog

This wizard dialog appears after the user has used drag-and-drop to define a rectangular area in the Floorplanner View (see page 89) while the Placement Region Tool is active. It allows the user to name the new Placement Region, and define its bounds.

See also: Creating a New Placement Region (see page 335).

O Create Placem	ent Region	
Create Placemen	t Region	
	lacement regions in the Core and constrain instances drag and drop or TCL commands.	
Region Name	egion_3	
Soft Region		
- Region Alignm	ent	
Snap to Cloc	k Region Boundaries	
Snap to Tile	Boundaries	
-Subtile Grid Co	ordinates	
X1 Coordinate	24	
Y1 Coordinate	84	
X2 Coordinate	24	
Y2 Coordinate	84	
0	<u> </u>	Cancel

Table 89: Create Placement Region Dialog

Option	Description	
Region Name	The name for the new Placement Region. ACE will pre-populate this field with a default incrementing value.	
Soft Region	If checked, the created Placement Region will be a Soft Placement Region. Soft Placement Regions are rendered as ellipses in the Floorplanner View (see page 89), and the center of the ellipse acts as a center-of-gravity for placement. Soft regions do not limit the contained number of constrained instances, nor do they have a true count of contained sites of each resource. See Placement Regions and Placement Region Constraints (see page 335) for more details.	
Region Alignment		
Snap to Clock Region Boundaries	If selected, ACE will create a Placement Region that encompasses all Clock Regions which contain any of the selected Tiles. Note that in this mode, since Placement Regions can only contain entire Clock Regions (no partial Clock Regions), the Placement Region will almost certainly grow larger than the outline rectangle.	

Option	Description		
Snap to Tile Boundaries	If selected, ACE will create a Placement Region that encompasses all Tiles selected within the drag-and-drop rectangle. Note that since Placement Regions can only contain entire sites (no partial sites), the Placement Region will potentially grow larger than the outline rectangle.		
Subtile Grid	Subtile Grid Coordinates		
X1 Coordinate	The upper-left X coordinate within the subtile grid, corresponds to the left edge.		
Y1 Coordinate	The upper-left Y coordinate within the subtile grid, corresponds to the top edge.		
X2 Coordinate	The lower-right X coordinate within the subtile grid, corresponds to the right edge.		
Y2 Coordinate	The lower-right Y coordinate within the subtile grid, corresponds to the bottom edge.		

When using Subtile Grid Coordinates, the 0,0 coordinate will map to the upper-left of the Core+Boundary in the Floorplanner view. The exact coordinates of the lower-right corner coordinate limits of the Core+Boundary will vary by device.

Create Project Dialog

The Create Project dialog helps users create a new project in the Workbench. After indicating a name and location for the project, click **Finish** to create the project.

🖸 Create a New Pr	oject	
Project Creation A project represents a and flow outputs.	collection of source files, flow settings,	
Project Directory: Project name: Implementation name:	C:/test_projects/test12 test12	Browse
0	Finish	Cancel

Table 90: Create Project Dialog Fields

Field	Description
Project Directory	The location in the file system where the project is created. Users can either type the new location or browse to select a file system location for the new project.
Project Name	The name of the new project to be created. This name is the base name of the .acxprj file created in the project directory.
Implementation Name	The name of the new implementation to be created with the project. Leaving this blank causes a name to be chosen automatically.

Generate IP Design Files Dialog

The Generate IP Design Files dialog is used to create the necessary RTL models, timing constraints and bitstream files for configuring embedded IP. The files generated are based upon the configuration file (.acxip) created via the active IP Configuration Editor (see page 25).

See also: Creating an IP Configuration (see page 288).

O Generate IP Design Files	
Speedster16t LRAM FIFO Design File Generation The following design files can be generated for the Speedster16t LRAM FIFO	
RTL Models Image: Weilog Model Image: Weilog Model Image: H:/new_lram_fifo_1.v Image: WHDL Model	Browse
✓ H:/new_Iram_fifo_1.vhd	Browse
Image: The second se	Cancel

A

Each IP Configuration Editor has its own set of output files, which are specific to the type of IP being configured. For example, some types of IP require PDC or SDC constraints files, while other types of IP do not. The table of dialog field descriptions below describes the common output files for most types of IP.

Table 91: Generate IP Design Files Dialog Fields

Field	Default	Description
RTL Models		
Verilog Model	Selected	Selects whether a Verilog model for the configuration is generated. ⁽¹⁾
VHDL Model	Deselected	Selects whether a VHDL model for the configuration is generated. ^(1, 2)
Timing Constraints		
SDC Constraints	Selected	Selects whether an SDC constraints file for the configuration is generated. ⁽¹⁾
Placement Constraints	Selected	Selects whether a placement constraints file for the configuration is generated. ⁽¹⁾
2. The VHDL	RTL Model is	splayed below the option. An alternate path can be selected via the Browse button. a simple wrapper around the Verilog RTL Model. Because of this, when using the erilog RTL Model must also be generated and included in the user's design

Load Project Dialog

The Load Project dialog is used to browse to find an existing project file to load into the Workbench. After selecting the project file and choosing to activate an implementation, click **Finish** to load the project.

🖸 Load Pro	ject 📃 🗖 🔀
Load Proje Previous ACE	ct E Projects may be loaded from Acxprj files
Activate a	ojects/nda_alcatel_crc/nda_alcatel_v v Browse) Clear History
(?)	Finish Cancel

Table 92: Load Project Dialog Fields

Field	Description
Project File	The file path to the ACE Project File (.acxprj) to load. Users can either type the new location or browse to select a file system location for the project. A history of previously loaded projects can be accessed via the drop-down list. This previous project history may be cleared at any time by clicking on the Clear History button.
Activate an Implementation	The user can choose to activate an implementation upon loading the project. If another project is already loaded and this field can be un-checked to preserve the current active implementation in the ACE session.
Implementation Name	The name of the implementation to activate after loading the project. A drop-down list allows the user to select from any implementation defined within the specified project file.

New IP Configuration Dialog

The New IP Configuration dialog helps users create a new IP configuration file (.acxip). After indicating a name and location for the configuration file, click **Finish** to create the file and open the relevant IP Configuration Editor (see page 25). See also: Creating a New IP Configuration (see page 288).

💽 Create a New IP Configuration				
New IP Configuration This wizard allows you to create a new IP Configuration file on the file system, open it for editing, and add it to your project.				
Available IP	Description Speedster16t BRAM wrapper generator.			
BRAM DSP FIR Filter DSP64 FIFO LRAM LRAM FIFO ROM Shift Register	Speedsteriot BRAIN Wrapper generator.			
Directory:	C:/Users/ Documents/acx/hs1.1/quickstart Browse			
<u>F</u> ile name:	new_1.acxip			
Add to active project				
0	<u>F</u> inish Cancel			

The displayed IP Libraries and IP types are dynamic and change based on which technology libraries and devices are installed and licensed. The screenshots and example descriptions in this section do not necessarily reflect the IP types of the actual device being used by the ACE end user.

Table 93: New IP Configuration Dialog Fields

Field	Description	Default		
Available IP	Lists the available IP blocks by FPGA family.			
Description	escription Provides a description of the IP block.			
Directory	Directory The location in the file system where the configuration file will be created. Users can either type the new location or browse to select a file system location for the new configuration.			
	The name of the new configuration file to be created. The file name (without the .acxip suffix) also becomes the module name in the generated IP.			
File Name	Names that collide with Achronix's reserved module names are prohibited.	acxip		
Add to active project	This check box allows the IP configuration file to be added to the current project. (This option is only available if a project is active.) If unchecked, the IP configuration file is created at the chosen path but not automatically added to any project. Because it is not a member of a project, the new acxip file is not visible in the Projects view.	Enabled		

Restore Implementation Dialog

The Restore Implementation dialog is used to retore the database state of the active implementation from an Acxdb Archive File. After indicating the file path to the Acxdb Archive File to restore the implementation from, click **Finish** to restore the active implementation.

Restore Implementation
Restore Implementation: serdes10g_quad_unrel_test1->impl_1
The state of the database for the Active Implementation may be restored from an Axcdb Archive File.
Acxdb file C:/test_projects/serdes10g_quad_unrel_test1/impl_1/serdes10g_quad_unrel_test1_prepared.acxdb Browse Browse
? Finish Cancel

Table 94: Restore Implementation Dialog Fields

Field	Description	Default
Acxdl File	The file path to the Acxdb Archive File to restore the implementation from. A drop-down list provides easy access to all the other Acxdb files in the directory.	The newest Acxprj file in the directory

Save Implementation Dialog

The Save Implementation dialog is used to save the database state of the active implementation to an Acxdb Archive File. After indicating the file path to the Acxdb Archive File to save the implementation to and whether to include the log file, click **Finish** to save the active implementation.

Note: Implementations may only be saved after the Run Prepare flow step has been completed. Prior to that, there is no meaningful content in the database to save.

O Save Implementation
Save Implementation: serdes10g_quad_unrel_test1->impl_1 The state of the database for the Active Implementation may be saved to an Axcdb Archive File.
Acxdb file C:/test_projects/serdes10g_quad_unrel_test1/impl_1/impl_1.acxdb Browse Save log information (Recommended)
Finish Cancel

Table 95: Save Implementation Dialog Fields

Field	Description	Default
Acxdb File	The file path to the Acxdb Archive File to save the implementation to.	.acxdb
Save Log Information	If this field is checked, the log file for the current Active Implementation will be included in the Acxdb file.	On

Save Placement Dialog

The Save Placement dialog saves the current placement to pre-placement constraints file(s). After selecting the appropriate options, click **Finish** to save the placement.

O Save Placement	
Save Pre-Placement Data	
The current placement data may be saved to disk and optionally added to your project for later use.	
Save I/O Pin Placement	
I/O Pin Placement File	
Use Default Location	
C:/Users/:::::::::::::::::::::::::::::::::::	dc Browse
✓ Save Core Placement	
Core Placement File	
✓ Use Default Location	
C:/Users/ conserver/Documents/16t Projects/test_designs/adder/ace/core_preplacemen	t.pdc Browse
Automatically Add to Project	
Output Region Constraints	
Save Fixed Placement Only	
(?) Finish	Cancel
	Cuncer

Figure 24: Screenshot of Save Placement Dialog

Table 96: Save Placement Dialog Fields

	Field	Default	Description		
Save I/O Pin Placement Enable		Enabled	This option indicates whether placement of instances in the Boundary ring should be saved.		
I/O	I/O Pin Placement File				
	Use Default Location	Enabled	Selects whether the default I/O pin placement file path is used, or the one specified below the option.		
Save Core Placement Enabled This option indicates whether placement of instances in the core fabric should be saved.					
Core Placement File					

Field	Default	Description	
Use Default Location	Enabled	Selects whether the default core placement file path is used, or the one specified below the option.	
Automatically Add to Project	Enabled	This option controls whether the output placement files are automatically added to the current project as pre-placement constraints files.	
Output Region Constraints	Enabled	Controls whether Placement Regions and Placement Region Constraints (see page 335) are exported to the PDC file.	
		This option controls whether only the current fixed placement constraints are saved to the output files. If set, all other placement information (such as that generated by the placer) will be ignored.	
 Note † It is recommended to always use this option when saving pre-placement constraints. 			

Save Placement Regions Dialog

This wizard dialog appears after the user has selected the "Save Placement Regions" action in the Placement Regions view. It allows the user to save placement region definitions, including the instance constraints for those placement regions.

See also: Saving Placement Region Constraints (see page 340).

O Save Placement Regions						
Save Placement Regions Data						
The current placement regions m optionally added to your project						
Output File Save All Regions	/examples/quickstart/placement_regions.pdc Browse					
Save Specified Region						
Region Name Automatically Add to Project						
0	<u>F</u> inish Cancel					

Table 97: Save Placement Regions Dialog

Option	Description		
Output File	The full path to the pdc file which will contain the region definitions and constraints.		
Save all Regions	This option will save the data for all the regions listed in the Placement Regions view.		
Save Specified Region	This option will save the data for a single region (specified below).		
Region Name	The name of the Placement Region to be saved. This is disabled unless "Save Specified Region" is selected.		
Automatically Add to Project	When selected, if the "Output File" is not already a member of the constraints for the active project, the file is added to the project as a constraint file.		

Save Script File As Dialog

The Save Script File As dialog is shown when the user selects the (😓) Write Script for Schematic View button in the Critical Paths View (see page 85).

The Save Script File As dialog is used to create a Tcl script of find commands for the current list of critical paths. The script is intended for use in the schematic viewer of the synthesis tool.

After indicating a filename and location for the Tcl script, click **Save** to write the script to disk, or **Cancel** to close the dialog without saving.

v8.1.1

	Save Script	File As	
<u>N</u> ame:	critical_paths.tcl		
Save in <u>f</u> older:	🗯 Home		*
▷ <u>B</u> rowse for (other folders		
		X ⊆ancel	🖋 ок
			 2√

Figure 25: Unix Screenshot of the Save Script File As dialog

Search Filter Builder Dialog

This wizard dialog allows the user to build simple or compound search filters to be used in the Search View (see page 151). (It is accessed from the '...' button in the **Filters** row of the Search View.)

Search filters are used to find objects in the design based upon properties other than object name. Simple filters may be combined into a compound filter by joining them with Boolean operators. See Filter Properties (see page 230) for a table of the available filter properties with descriptions.

O Seach Filter B	uilder		
	ilder ws you to build up your fi available options below.	nd command	
Filter @clock Operators AND OR EQUAL	_domain=clka &&		
Filters <u>N</u> ame <u>C</u> omparison	or @region ▼ = ▼	Description The @region filter allows you to instances, nets, paths, and pins placement region name.	
<u>V</u> alues Insert Filter	region_1 👻		~
		<u> </u>	Cancel

Figure 26: Screenshot of the Search Filter Builder Dialog

Table 98: Se	earch Filter	Builder	Dialog	Options
--------------	--------------	---------	--------	---------

Option	Description
Filter	The filter string itself. The user may type directly into this field, or may populate this field by the use of the Insert Operator and Insert Filter buttons.
Finish	Press this button to close the dialog, copying the current value of the Filter text field into the Filters field of the Search View.
Cancel	Press this button to close the dialog without changing the current value of the Filters field of the Search View.
Operators	
AND	Select this radio button when you want to join two filters into a compound filter where both sub-filters are true.

Option	Description
OR	Select this radio button when you want to join two filters into a compound filter where either sub-filter is true.
EQUAL	Select this radio button when you want to join two filters into a compound filter where the Boolean value of both sub-filters is identical.
Insert Operator	Press this button to insert the selected Boolean operator into the Filter field at the current text cursor position within that field.
Filters	
Name	This is a combo box showing all the choices of supported filter parameter names. The value of this field affects the content of the Description areas, as well as the possible values for the Comparison , and Values options. For a list of all available types of filters, see Filter Properties (see page 230).
Description	Provides a textual description of the current filter parameter selected in the Name field. This may also provide hints or details on how the Comparison or Values fields may be populated.
Comparison	Allows the user to select from the set of possible comparisons relevant to the selected filter parameter Name . The contents of this combo drop-down change according to the current Name selection.
Values	Allows the user to type in the desired value(s) to compare against. For some filter parameter Name s, the combo drop-down may contain possible values. The contents of this combo drop-down change according to the current Name selection.

Generate I/O Ring Design Files Dialog

The Generate I/O Ring Design Files dialog is used to let the user select the directory to output all the customized I/O Ring design files into, including:

- · Complete package ball pin assignment, power, and utilization reports
- Pin placements PDC, Verilog wrappers, and port lists for the Core user design
- The full I/O Ring bitstream, which will be automatically combined with the Core user design bitstream in ACE at the end of the normal place and route flow for the Core user design.
- Customized I/O Ring simulation files, including Verilog wrappers for the top-level and I/O Ring configuration data

The files generated are based upon the I/O Ring IP Configuration files (.acxip) in the active ACE project created via the active IP Configuration Editor (see page 25). See also: Creating an IP Configuration (see page 288), I/O Designer Toolkit Views (see page 102).

🚺 Generate IO Rin	ng Design Files
IO Ring File Gen	neration Configuration
	rs you to generate IO Ring design files into a specified directory add the generated files to your project.
Directory:	C:/Users/scottsenst/Documents/7t Projects/projects/test_proj_b/ioring_design Browse
Add to active p	project
0	Finish Cancel

Table 99: Generate I/O Ring Design Files Dialog Fields

Field	Default	Description
Directory	<active_ace_project_dir> /ioring_design</active_ace_project_dir>	Selects the directory path for I/O ring design files to be saved to when generated.
Add to active project	Selected	When selected, the necessary generated I/O ring design files (such as PDC pin placement constraints, Verilog wrappers, and SDC files for the core user design logic) are automatically added to the active ACE project file.

Toolbars

There are three kinds of toolbars in the Workbench (see page 23): main, view, and trim.

The main toolbar, sometimes called the Workbench toolbar, is displayed at the top of the Workbench window directly beneath the menu bar. The contents of this toolbar change based on the active perspective. Items in the toolbar might be enabled or disabled based on the state of either the active view (see page 74) or editor (see page 25). Sections of the main toolbar can be rearranged using the mouse.

There are also individual view toolbars, which appear in the title bar of a view (see page 74). Actions in a view's toolbar apply only to the view in which they appear. Some view toolbars include a Menu button, shown as an inverted triangle, which contains additional actions for that view.

Minimizing a view/editor tab stack will also produce a toolbar in the trim at the outer edge of the workbench window (a Trim Stack). This bar will contain an icon for each of the views in the stack and/or a single icon for each stack of editors. Clicking on one of these icons will result in the view/editor being displayed as an overlay onto the workbench window.

In all cases, when the cursor is positioned over a toolbar button, a tooltip describing its function appears.

Preferences

The Preferences dialog is used to set user preferences. The Preferences dialog pages can be searched using the filter function. To filter by matching the page title, simply type the name of the page being sought, and the available pages are

presented below. The filter also searches on keywords such as "appearance" and "text". The history controls allow navigation through previously viewed pages. To step back or forward several pages at a time, click the drop-down arrow to see a list of the most recently viewed preference pages.

The Preferences dialog can be found from the main workbench Window menu under Window -> Preferences....

O Preferences		
type filter text	Tcl Console View	↓ ↓ ↓
Configure DCC Connection Configure JTAG Connection	These preferences are used to configure the Tcl Cor	nsole View
Critical Path Diagram View Floorplanner View Colors and Layers	ab Tcl Console <u>F</u> ont: Consolas-regular-8	CABC 012 oOlLwW
Floorplanner View Optimizations IP Diagram Multiprocess: Configure Custom Job Submission Tool	☑ Beep when long running Tcl commands (over 5 s	seconds) have completed execution
Other Colors and Fonts Placement Regions		
Project Management		
Tcl Console View ▷ Text Editors User Advanced Preferences		Restore <u>D</u> efaults Apply
		OK Cancel
		Cancel

Configure DCC Connection Preference Page

This page configures the Preferences (see page 189) for the DCC (Demo Command and Control) connection, as used for the HW Demo View (see page 100).

See also: Configuring the DCC Connection (see page 308), Running the HW Demo (see page 340).

O Preferences	
type filter text	Configure DCC Connection 🛛 🗢 👻 🖛
Configure DCC Connection	Port Name COM3
Critical Path Diagram View	
Floorplanner View Colors and Floorplanner View Optimizat 👻	
4 III +	Restore Defaults Apply
	OK Cancel

Table 100: Configure DCC Connection Preference Page Options

Option	Description
Port Name	Enter the serial port name which will be used for the DCC connection. For further information about determining which serial port should be used, please see Configuring the DCC Connection (see page 308).

Configure JTAG Connection Preference Page

This page configures which Bitporter or FTDI FT2232H device will be used to talk via JTAG to the desired Device Under Test (the test board). It also specifies where the Achronix device will be found in the JTAG scan chain, which may potentially contain multiple Achronix and non-Achronix devices.

Warning!

Bitporter JTAG pods may be damaged if connected improperly. Before attempting to use a Bitporter JTAG pod, please consult the *Bitstream Programming and Debug User Guide (UG004)*.

Multiple views will use these configuration preferences, including the Download View (see page 87), the Snapshot Debugger View (see page 159), the JTAG Browser View (see page 112), and the HW Demo View (see page 100). Specialized functionality for some IP Configuration Editors may also use these JTAG preferences.

The section Configuring the JTAG Connection (see page 310) explains the proper use of all fields of this page in detail.

Configure JTAG Connection	⇐ • ⇒ • •
These preferences are used to configure JT JTAG Programmer Device Name	AG connections used by ACE.
JTAG Scan Chain IR Bits Before Target FPGA Device	0
IR Bits After Target FPGA Device	0
Target FPGA Device Offset in Scan Chain	0
	Restore Defaults Apply

Figure 27: Configure JTAG Connection Preference Page

Table 101: Configure JTAG Interface Preference Page Options

Option	Description
JTAG Programme	r Device Connection
JTAG Programmer Device Name	The name of the JTAG programmer device which should be used for all of ACE's JTAG interactions with the chosen FPGA. If this is not specified, auto-detection of JTAG programming devices will be attempted.
	Auto-detection can only be used safely when just one pod/device is connected. If more than one pod/device is automatically detected, pod interactions fail, stating that the user is required to specify which pod/device to use.
	Specifying the ITAC device by name can save several seconds of initialization time on every
	Specifying the JTAG device by name can save several seconds of initialization time on every JTAG connection, even if only one pod is connected.

Option	Description		
JTAG Scan Chain	JTAG Scan Chain		
IR Bits Before the Target FPGA Device	Sets the (decimal) number of instruction register bits between the board JTAG TDI pin and the target device. ^(†)		
IR Bits After the Target FPGA Device	Sets the (decimal) number of instruction register bits between the target device and the board JTAG TDO pin. $^{(\dagger)}$		
Target FPGA Device Offset in Scan Chain	Sets the device count (in decimal) between the board JTAG TDI pin and target FPGA device. ^(†)		
 Table Note † The default value of zero is always correct for single-device JTAG scan chains. 			

Multi-device JTAG Scan Chain (IEEE 1149.1) Example

The following high-level diagram summarizes how ACE needs to be configured for JTAG daisy-chains. For an explanation of daisy-chained JTAG scan chains, visit https://en.wikipedia.org/wiki/Jtag#Daisy-chained_JTAG_. 28IEEE_1149.1.29.




Figure 28: Example High-Level Diagram of a Multi-device JTAG Scan Chain

When multiple FPGA devices are attached to the same JTAG scan chain, the user must specify which FPGA device is the target. The FPGA device closest to the Bitporter (more accurately, closest to the board's JTAG TDI pin) has target offset 0.

Because different FPGA devices have different instruction register (IR) sizes, the total IR bit length before and after the target must be specified as well. Achronix devices have a JTAG instruction register size of 23 bits. Hence, in the above example diagram, if all devices were Achronix FPGA devices, there would be 23 IR bits before the target FPGA device (23 IR bits within the target FPGA device) and 46 IR bits after the target FPGA device.

Note

For a more thorough explanation regarding ACE multi-device JTAG scan chain configurations, refer to Configuring the JTAG Connection (see page 310).

Critical Path Diagram View Preference Page

This page configures the display Preferences (see page 189) of the Critical Path Diagram View (see page 81).

Critical Path Diagram View 🛛 🔶 🔻 🖛		
These preferences are used to configure the Critical Path Diagram View		
Labels:		
Outline:		
Instances:		
Selected Instances:		
Nets:		
Selected Nets:		
Restore <u>D</u> efaults <u>Apply</u>		
OK Cancel		

Table 102: Critical Path Diagram View Preference Page Options

Option	Description
Labels	Configures the color of the label text printed for graph nodes and arrows in the diagram.
Outline	Configures the color of the outline of the graph nodes in the diagram.
Instances	Configures the background color of graph nodes in the diagram.
Selected Instances	Configures the background color of graph nodes representing Instances in the ACE Selection Set in the diagram.
Nets	Configures the color of the arrows in the diagram.
Selected Nets	Configures the color of arrows representing Nets in the ACE Selection Set in the diagram.
Restore Defaults	When this button is pressed, all preferences on this page are returned to their ACE default values.
Apply	When this button is pressed, any configuration changes on this page are immediately applied to the current diagram in the Critical Path Diagram View (see page 81). These config values are also saved and will be used in all future ACE sessions. The Preferences dialog stays open to allow other preference configuration changes if desired.

Option	Description
ОК	When this button is pressed, any preference configuration changes (including on other preference pages) are immediately applied. These config values are also saved and will be used in all future ACE sessions.
Cancel	When this button is pressed, any preference configuration changes made since the dialog was opened (or since the last time an Apply button was pressed in the dialog, whichever was most recent) are discarded.

Floorplanner View Colors and Layers Preference Page

The Floorplanner View Colors and Layer Preference Page configures the colors of multiple layers (and states within the layers) for the Floorplanner view (see page 89). Additionally, options are provided allowing the user a degree of control over the display priorities of the possible Instance States (see page 229) and Net/Route highlighting vs. selection. (For more about Highlighting, see Highlighting Objects in the Floorplanner View (see page 294). For more about Selection, see the Selection View (see page 155).)

Floorplanner View Colors a	nd Layers 🗇 🔻 🕁 🔻			
These preferences are used to configure the colors and other presentation details in the Floorplanner View				
Background:				
Instances:				
<u>F</u> ixed Instances:				
Locked Instances:				
Site Overassignment Errors:				
Nets:				
Flylines:				
Selected Instances:				
Selected Nets:				
Selected Pins:				
Selected P <u>a</u> ths:				
Selected Sites:				
Routing Status - Open Pins:				
Routing Status - Overflows:				
	tances on Top of Overassigned/Fixed/Locked Color			
Show Overassignment Color	r on Instances with Site Overassignment Errors			
Show Fixed Color on Instances with Fixed Placement				
Show Loc <u>k</u> ed Color on Instar	nces with Locked Placement			
Show Site Borders on Placed Instances				
Nets/Routes	(
Route Rendering Mode	1 Corner 🔹			
Always Show Highlighted Nets				
Always Show Selected Nets				
Show Selected Nets on Top of Highlighted Nets				
Thickn <u>e</u> ss of Highlighted Nets	1			
Thickness of Selected Nets	3			

v8.1.1

Color Preference	Description
Background	Used to render the background of the device.
Instances	Represents instances with default (Soft) placement.
Fixed Instances	Represents instances with Fixed placement.
Locked Instances	Represents instances with Locked placement.
Site Overassignment Errors	Represents an instance that shares a site assignment with another instance. Since a site can only legally contain a single instance, this is an error state.
Nets	Represents all net Routes for both clock and non-clock nets.
Flylines	Flylines are only rendered for Selected Instances, and only when the Layer called Selected Instance Flylines is enabled. These are straight single-segment lines directly connecting a net's source instance and sink instance, where either the source or sink is a Selected Instance.
Selected Instances	Represents any Instance that is a member of the Selection Set (and is thus also visible in the Selection View (see page 155)).
Selected Nets	Represents any Net that is a member of the Selection Set (and is thus also visible in the Selection View).
Selected Pins	Represents any Pin that is a member of the Selection Set (and is thus also visible in the Selection View).
Selected Paths	Represents any Path that is a member of the Selection Set (and is thus also visible in the Selection View).
Selected Sites	Represents any Site that is a member of the Selection Set (and is thus also visible in the Selection View).
Routing Status - Open Pins	Represents Open Pins, the endpoints of Open Connections (which are the unrouted portions of a net). Open Pin squares will only be visible when enabled in the Layers section of the Floorplanner view's Palette.
Routing Status - Overflows	Represents Overflow pins, a rare routing error state. Overflow diamonds on pins will only be visible when enabled in the Layers section of the Floorplanner view's Palette.

The meanings of the various Instance States (see page 229) are defined elsewhere. While Instances can have multiple states at once, they're only able to show a single state at a time, thus the user is provided some ability to alter the display priority of the various Instance states.

Instance Preference	Description
Show Highlight Color of Instances on Top of Overassigned / Fixed / Locked Color	When enabled, the Instance Highlight color has a higher priority than all other Instance states except Selection.

Instance Preference	Description
Show Overassignment Color on Instances with Site Overassignment Errors	Allows the user to toggle whether site over-assignment errors are displayed visually on the Floorplanner view.
Show Fixed Color on Instances with Fixed Placement	If disabled, both fixed placement and non-fixed placement instances will be shown in the same color, grey by default.
Show Locked Color on Instances with Locked Placement	If disabled, locked and non-locked instances will be shown with the same color.
Show Site Borders on Placed Instances	If enabled, all placed instances will be rendered with the Site border color as an outline around the instance. If disabled, placed instances will be rendered without a site border. When this is enabled, when the view is extremely zoomed out, the site border render color may actually hide the placement state color. Thus, this is disabled by default.

Similarly, users are able to tweak the display of the Floorplanner's Nets/Routes layers. (Both Clock and non-Clock nets will be affected identically by these settings.)

Nets / Routes Preference	Description	
Route Rendering Mode	Allows the user to alter how Non-clock Routes and Clock Routes are drawn (when the Non-clock Routes or Clock Routes layers are enabled, respectively, in the Floorplanner palette). Choices are Actual Route and 1 Corner.	

Nets / Routes Preference	Description
Always Show Highlighted Nets	If enabled, Highlighted nets will always be displayed, even if their layer (Clock Routes or Non-clock Routes) is otherwise disabled. If disabled, Highlighted nets will only be displayed when their layer (Clock Routes or Non-clock Routes) is enabled.
Always Show Selected Nets	If enabled, Selected nets will always be displayed, even if their layer (Clock Routes or Non-clock Routes) is otherwise disabled. If disabled, Selected nets will only be displayed when their layer (Clock Routes or Non-clock Routes) is enabled.
Show Selected Nets on Top of Highlighted Nets	Allows the user to change whether the Selection or Highlight color takes priority, and is painted "on top" of the other state during rendering.
Thickness of Highlighted Nets	The highlight color of a net will be rendered this many pixels wide.
Thickness of Selected Nets	The selection color of a net will be rendered this many pixels wide.

It is possible to show both the selection and highlight state of a single net simultaneously. Simply ensure the higher priority (top) state has a narrower thickness than the lower priority (bottom) state, and the bottom state color will be rendered as a "halo" effect around the top state's color.

 Having the "Always Show..." preferences enabled may be most useful in designs with massive numbers of nets /routes. The user can disable both the Clock and Non-clock route layers, then Select or Highlight the interesting routes, and only the Selected and/or Highlighted routes will be displayed, without the distractions of the lessinteresting routes cluttering up the view.

Floorplanner View Optimizations Preference Page

The Floorplanner View Optimizations Preference Page configures rendering optimizations for the Floorplanner View (see page 89).

Floorplanner View Optimizations		¢	• 🔶 • •
These preferences are used to configure the Floorplanner View (Windows users should be especially careful when changing th combinations can make the application appear non-responsive cause an infinite repainting loop.)	ese options,	since some	:
The Floorplanner will choose different optimizations based upo	on the comp	lexity of the	active design
The complexity of a design is currently measured by the total n	umber of ro	outing segm	ents.
Optimization settings which may vary with design complexit	ty .		
	High	Med	Low
When panning, show only background layer:			
Enable incremental rendering:	\checkmark	V	
Show intermediate render stages:			
Render large areas as smaller tiled areas	\checkmark	V	
Max re-quartering recursion:	2	2	1
Max unsegmented area:	100	400	800
Reduce overdraw with route preprocessing and caching:	\checkmark		
Max zoom level to be preprocessed/cached:	5	5	5
Current Design's Complexity: N/A (Please activate a project/im	plementatio	on)	
Settings used for all complexities			
Route segment count complexity cutoff, High/Med: 50000	00		
······································			
Route segment count complexity cutoff, Med/Low: 500000)		
Nets processed per incremental render work unit: 25000			
Route segments processed per incremental render work unit	: 50000		
Enable polyline rendering (Early Access):			
Enable temp collection route rendering:			
Force faster classic rendering APIs when possible: 📝			
	Restore D	efaults	Apply

Figure 29: Screenshot of Floorplanner View Optimizations, Showing Default Values for Windows 7

Designs on modern FPGAs are continuing to increase in complexity. To maintain acceptable Floorplanner performance, highly complex designs require significant rendering optimizations. The set of preferences on this page allows advanced users, FAEs, and tech support to tweak the Floorplanner's optimization settings in the rare cases when it proves necessary.

ACE tracks three levels of design complexity (High, Med, and Low), and by default enables or disables individual optimization settings based upon the design complexity. Because drawing the routing has the most significant impact upon Floorplanner render performance, design complexity is measured in terms of the route segment count. The cutoffs between complexity levels may be configured by the user.

By default, all optimization features are disabled for the simplest designs. As design complexity increases, more optimizations will be enabled by default. Note that some optimizations have overhead, and will actually hinder render

performance on small designs - for this reason, all optimizations are typically disabled for the simplest (Low complexity) designs.

The current (active) design's Floorplanner complexity is always reported in this preference page as **Current Design's Complexity:** (near the middle of the page). This allows users to know which column of optimization settings will impact the rendering of the current design in the Floorplanner. Be aware that the route segment count used to compute the design's complexity only includes route segments of routed nets. The same design will often report a Low complexity before it is routed, and a High complexity after routing is complete.

Table 103: Optimization Settings Which May Vary with Design Complexity

Option	Technical Description	Usability Notes
When panning, show only background layer:	Reduces the amount of rendering performed while panning / scrolling; the detailed render only occurs after panning / scrolling is completed.	Enable this if panning / scrolling the Floorplanner feels too slow.
Enable incremental rendering:	The render work is broken up into small chunks within each render layer and performed asynchronously, instead of performing the entire render of all layers at once. Because the work chunks are performed asynchronously, the application has a chance to respond to subsequent mouse and keyboard input earlier, instead of waiting for the entire render to complete.	If enabled, each Floorplanner render will be slightly (5% to 10%) slower overall, but the Floorplanner Perspective becomes significantly more responsive to mouse and keyboard actions. Obsolete renders may be then interrupted (allowing faster renders when quickly changing zoom levels with the mouse wheel, for example). In some cases (for example, if a great deal of Floorplanner panning / scrolling occurs), there may be noticeable rendering latency/lag.
Show intermediate render stages:	When renders are slow, it can be frustrating to stare at an empty grey/black window waiting for something to change. When this setting is enabled, the user can observe as render layers are built up into the final rendered image.	Provides more frequent visual feedback during rendering, (so it can feel faster, because something is visibly happening,) but renders will actually be slightly slower overall.
Render large areas as smaller tiled areas:	The total render area, if greater than the Max unsegmented area , will be broken into quadrants which are rendered individually. Rendered areas will be checked for (re-)quartering up to Max re- quartering recursion times. Because the quadrant area is smaller, it completes rendering faster than the whole.	Large render areas are each broken into four smaller chunks for increased visual feedback. Enabling this will increase total render times, but it may feel faster, because something is visibly happening.
Max re- quartering recursion:	The maximum number of times a render area may be broken into smaller (and smaller) pieces. Only relevant when Render large areas as smaller tiled areas is enabled.	Relevant at the outermost zoom levels. Increasing this value may increase total render times, but can provide more frequent visual feedback.
Max unsegmented area:	Areas larger than this will be broken into smaller chunks up to Max re-quartering recursion times. Only relevant when Render large areas as smaller tiled areas is enabled.	Relevant at the outermost zoom levels. Decreasing this can increase total render times, but can provide more frequent visual feedback.

Option	Technical Description	Usability Notes
Reduce overdraw with route preprocessing and caching:	Significantly improves render speeds by reducing route line overdraw via culling. Routing data is pre- processed and cached at multiple zoom levels when the routing data is loaded/updated. Due to memory constraints, only the outermost zoom levels may be cached.	By pre-processing routes at multiple zoom levels when the routes are loaded, we reduce the number of route lines we draw over preexisting routes lines of the same color. This will slightly increase the memory footprint & load times, but significantly reduces render times for large designs (when overdraw is most frequent).
Max zoom level to be preprocessed / cached:	0=zoomed all the way out, 1=zoomed in one step, etc.	This number must be kept small to avoid running out of memory. (Floorplanner route render cache sizes may more than double at each increasing zoom level.)

Table 104: Settings Used for All Complexities

Option	Description		
Route segment count complexity cutoff, High /Med:	Designs with a route segment count greater than this number will use the optimization settings for High complexity designs (the first column of checkboxes / fields)		
Route segment count complexity cutoff, Med /Low:	Designs with a route segment count less than (or equal to) this number will use the optimization settings for Low complexity designs (the third column of checkboxes / fields).		
Nets processed per incremental render work unit:	The number of nets to process per discrete work unit when rendering the routing layers. Used when the current zoom is NOT in the route overdraw reduction cache. Increasing this number may very slightly improve rendering performance, but will decrease the frequency of visual feedback. Only relevant when Enable incremental rendering is on.		
Route segments processed per incremental render work unit:	The number of route segments to process per discrete work unit when rendering cached route segments. Used when the current zoom is in the route overdraw reduction cache. Increasing this number may very slightly improve rendering performance, but will decrease the frequency of visual feedback. Only relevant when both Enable incremental rendering and Reduce overdraw with route preprocessing and caching are on.		
	Polyline rendering of the routes is a known major Floorplanner performance advantage in Windows, but only minor advantages were seen in tested Linux configurations. The advantages will be most noticeable in the largest designs.		

Θ

Option	Description
Enable polyline rendering (Early Access)	Early Access Functionality This is new, Early Access functionality. While Achronix found no negative stability or performance impacts when testing this optimization, we know our users have a wider variety of hardware and software configurations than we do in our test labs. If you see any new performance or stability issues in the GUI, please contact Achronix Technical Support. Achronix will note the specifics of your configuration (so we can reproduce and fix the problem), and we may then suggest that you disable this new polyline rendering functionality to see if your performance or stability improves.
Enable temp collection	May slow rendering when using route overdraw reduction cache, but other route rendering may speed up slightly.
route rendering:	CAUTION: Requires significantly more ACE GUI memory when enabled!
Force faster classic rendering APIs when possible:	The classic rendering APIs are significantly faster in all tested cases, but may produce slightly cruder visual output due to a lack of anti-aliasing. (The modern/advanced render APIs will still automatically be used when absolutely required.)

Technical Note for Windows Users

The Windows operating system requires that applications check-in every five seconds, or the application is deemed non-responsive. Non-responsive applications are given a figurative kick-in-the-pants by Windows, and asked to repaint the screen. When the screen paint itself is taking more than five seconds, as may happen with poor Floorplanner Optimization settings, an application can be forced into an effective infinite-loop of paint requests from the operating system.

If a Windows user ever notices ACE being called non-responsive by Windows (check the application title bar), ACE has most likely entered this looped painting state. To escape, change back to the Project perspective (or any other perspective without the Floorplanner view visible), then on this Floorplanner View Optimizations Preference Page, ensure that incremental rendering and tiled rendering are both enabled for the current design's complexity level. If both are already enabled, please call Achronix Technical Support for guidance on further Floorplanner optimization tweaks.

WARNING!

 \mathbf{A}

Disabling optimizations that are enabled by default is not recommended.

IP Diagram Preference Page

There are a number of preferences for the IP Diagram View (see page 109) relating to colors and fonts.

IP Diagram			⇔ • ⇒ • •
Configurable options for the IP Diagram views			
<u>B</u> lock Diagram Font	Segoe UI-bold-10	vco	<u>C</u> hange
Default <u>F</u> ont	Segoe UI-regular-9	250 MHz	<u>C</u> hange
Normal Foreground Color			
Alternate Foreground Colo	r 🔼		
<u>W</u> rapper Foreground Color			
Normal Background Color			
Wa <u>r</u> ning Background Color			
Error Background Color			
	Rest	ore <u>D</u> efaults	Apply
		ОК	Cancel

Table 105: IP Diagram Preferences Options

Option	Description
Block Diagram Font	This will be the font used to title logic blocks in the diagram.
Default Font	This font will be used for all diagram text except the logic block titles.
Normal Foreground Color	This color will be used for logic blocks, signals, and text.
Alternate Foreground Color	This color will used to highlight portions of the diagram.
Wrapper Foreground Color	This color will be used to represent the IP's RTL wrapper itself. Everything enclosed by this color is within the wrapper.
Normal Background Color	This will be the default background color for the entire diagram.

Option	Description
Warning Background Color	Text representing IP Options with warnings will have their backgrounds painted this color.
Error Background Color	Text representing IP Options with errors will have their backgrounds painted this color.

Multiprocess: Configure Custom Job Submission Tool Preference Page

This page allows the user to configure ACE's Multiprocess View (see page 116) to submit Multiprocess jobs to a thirdparty cloud/grid/job submission system, by using a command-line tool. As a useful example, by default ACE is configured to use an Oracle Grid Engine derivative via the qsub command. Be aware that the Oracle Grid Engine's qsub arguments are not 100% compatible with the qsub standard documented at http://pubs.opengroup.org/onlinepubs/9699919799 /utilities/qsub.html.

Configurable ubmission s	options for Multiprocess Vie ystems.	w behavior when using	third-party job
ob Submissi	on Executable (required):	qsub	Browse
Norking Dire	ctory Argument (optional):	-wd	
ob Name Ar	gument (optional):	-N	
	on Log Argument (optional):	-0	
	submission commandline op	tions:	
Argument	Value (optional)		New
-sync	у		
-j	у		Edit
-b	у		Remove
-q	**@@linux64		
-v	RLM_LICENSE		Up
-1	mem_free=8G		Down
<jobname> mem_free=8 D:\output\20</jobname>	nmandline: nplWorkingDir> -o <pathtol -sync y -j y -b y -q **@@linu G,h_vmem=12G 013\win5_main_64\system\cn ccriptPath> -log_file <impllo< th=""><th>ix64 -v RLM_LICENSE -I nd64\acx.exe -b -script_</th><th>file</th></impllo<></pathtol 	ix64 -v RLM_LICENSE -I nd64\acx.exe -b -script_	file

When the third-party job submission system support is enabled, ACE will call the specified executable, using the specified command-line arguments, to submit ACE Multiprocess jobs.

See Configuring ACE to use an External Job Submission System (see page) for more information.

Debugging job submission configurations:

If the job submission system is properly configured on the host machine, (meaning the user is able to successfully submit non-ACE jobs from the command-line,) and ACE is still unable to successfully submit jobs, please contact Achronix technical support.

DO NOT copy the text of the attempted command and manually attempt the same command from the command-line.

Other Colors and Fonts Preference Page

Many of the fonts and colors and used by ACE components can be set using the **General -> Appearance -> Other Colors and Fonts** to open the "Other Colors and Fonts" preference page. A tree is used to navigate among and show a short preview of the various colors and fonts. The current face (but not size) of any font is previewed in its label. Colors are previewed in the icon associated with its label. Additionally, some categories (Workbench in particular) provide a more detailed preview of their contributions (shown below the description area if available).

Font settings can be changed either by selecting the font from the list and clicking **Use System Font** to choose the operating system font setting or by clicking **Edit** to open up a font selection dialog. **Reset** can be used to return to the default value.

Color settings can be changed by clicking **Edit** to the right of the tree area when a color is selected. **Reset** can be used to return to the default value. The Colors and Fonts text field can be used to filter the contents. Simply type in an entry and any matching results remain in the tree view.

Descriptions and previews are provided when the Workbench colors and font settings are selected.

Other Colors and Fonts		⇔ • ⇔ • •	
Colors and <u>Fonts</u> (? = any character, * = any string):			
type filter text]	
 Basic Active hyperlink text color Aa Banner Font Content Assist background color Content Assist foreground color Counter color Counter color Decoration color Aa Dialog Font Error text color Aa Header Font Hyperlink text color 		Edit Use System Font Reset Edit Default Go to Default	
Descriptio <u>n</u> :			
The dialog font is the font for widgets in dialogs. Previe <u>w</u> :			
Segoe UI 8 The quick brown fox jumps over the lazy dog.			
	Restore Defaults	Apply	
	ОК	Cancel	

Placement Regions Preference Page

The Placement Regions Preference Page configures how Placement Regions (see page 335) are handled in the Placement Regions view (see page 140) and the Floorplanner view (see page 89) (when the Floorplanner's Placement Region Tool is active).

Placement Regions $\Leftrightarrow \bullet $		
Placement Region Boundary Alignment Snap to Clock Region Boundaries 		
Snap to Tile Boundaries		
Drag and Drop Actions Add only flops to the constraint		
Include constants in the constraint		
Restore Defaults Apply		
OK Cancel		

Table 106: Placement Region Preferences

Option	Description		
Placement Regio	Placement Region Boundary Alignment		
Snap to Clock Region Boundaries	When creating, resizing, or moving Placement Regions, the Placement Region boundaries will be forced to align with Clock Region Boundaries. Use this for a simple, coarse-grained approach to Placement Regions. Recommended setting for most use cases.		
Snap to Tile Boundaries	When creating, resizing, or moving Placement Regions, the Placement Region boundaries will be forced to align with Tile Boundaries, for a very fine-grained region. Recommended only for advanced users.		
Drag and Drop A	ctions		
Add only flops to the constraint	When using drag-and-drop to assign Placement Region Constraints, this setting ensures only flops will be assigned to the region constraint. All other dropped items will be excluded from the constraint.		
Include constants in	When using drag-and-drop to assign Placement Region Constraints, this setting allows constants to be included in the constraint.		
the constraint	This setting is ignored if "Add only flops to the constraint" is enabled.		

Project Management Preference Page

The behavior of Editors (see page 25) and Reports (see page 223) is set from the Project Management Preference Page.

Project Management	⇔ • ⇔ • •	
Close editors on active Implementation change	Always ~	
Open Multiprocess summary on active Project change	Never ~	
Open reports on active Implementation change	Always ~	
Only open most-recent report of a given type	Always ~	
Save changed editors from the active project before running the flow	Ask in a pop-up message \sim	
 'Reload Project' overwrites unsaved local project changes automatically Enable background checking for project source file changes during the flow Hide the pop-up dialog when project source files change during the flow 		
Project source file change background checking frequency (seconds)	30	
F	Restore <u>D</u> efaults <u>A</u> pply	

Tcl Console View Preference Page

The Tcl Console View Preference Page contains settings that alter the behavior and/or presentation of information in the Tcl Console View (see page 164).

Tcl Console View	⇔ • ⇒ • •	
These preferences are used to configure the Tcl Console View		
Tcl Console Font: Consolas-regular-8	abcABC 012 oOlLwW Change	
Beep when long running Tcl commands (over 5 seconds) have completed execution		
	Restore Defaults Apply	
	OK Cancel	

Table 107: Tcl Console View Preferences

Option	Description
Tcl Console Font	Allows the user to chose the font used in the Tcl Console.
Beep when long running Tcl commands (over 5 seconds) have completed execution	Enabling this will provide the user with audible feedback (the default system beep/bell sound) when long-running commands complete.

Text Editors Preference Page

The behavior and appearance of the text editor can be set from the Text Editors Preference Page.

Text Editors	⇔ • ⇔ • •		
See <u>'Colors and Fonts'</u> to configure the font.			
Undo history size:	200		
Displayed tab width:	4		
📝 Insert spaces for tabs			
Highlight current line			
Show print margin			
Print margin column:	80		
V Show line numbers			
📝 Show range indicator			
Show whitespace characters (configure visibility)		
📝 Show affordance in hover on	how to make it sticky		
When mouse moved into hover:	Enrich after delay 🔹		
📝 Enable drag and drop of text			
📝 Warn before editing a derived	l file		
📝 Smart caret positioning at line	start and end		
Appearance color options:			
Line number foreground	Color:		
Current line highlight Print margin			
Find scope Selection foreground color			
Selection background color			
Background color Foreground color			
Hyperlink			
More colors can be configured on the <u>'Colors and Fonts'</u> preference page.			
Restore Det	faults Apply		
ОК	Cancel		

Table 108: Text Editor Options

Option	Default	Description
Undo history size	200	Sets the undo history size.
Display tab width	4	Sets the tab width for the editor.
Insert spaces for tabs	Deselected	Enables insertion of spaces for tab characters.
Highlighting current line	Selected	Enables/disables the highlighting of the current line. The highlight color is set in "Appearance color options"
Show print margin	Deselected	Enables the visibility of the print margin.
Print margin column	80	Sets the print margin column position.
Show line numbers	Selected	Enables/disables the display of line numbers in the Editor view.
Show range indicator	Selected	Enables the display of range indicators in the text editor.
Show whitespace characters	Deselected	Enables the display of whitespace characters (\cdot) in text editors.
Show affordance in hover on how to make sticky	Selected	Enable the affordance (visual clue) in the hover text and make it sticky.
When mouse moved into hover	Enrich after delay	Sets the hover display mode.
Enable drag and drop of text	Selected	Enables/disables the ability to drag and drop selected text.
Warn before editing a derived file	Selected	Enables warning if a derived file is going to be edited.
Smart caret position at line start and end	Selected	Controls whether the editor automatically positions the caret and the start or end of a line.
Appearance color options	Various	Sets custom colors for various aspects of the text editor.


Quick Diff Preference Page

The Quick Diff preferences can be changed on the Quick Diff preference page, accessed via **Text Editors** \rightarrow **Quick Diff**.

Quick Diff $(\Rightarrow \neg \Rightarrow \neg \neg$
Thable quick diff
Show differences in overview ruler
Colors Changes: Additions: Deletions: Use this reference source:
Version on Disk 🔹
Note: Changing the reference source does not update open editors. Restore Defaults Apply
OK Cancel

Table 109: Quick Diff Preference Page

Option	Default	Description	
Enable quick diff	Selected	Enables/disables the quick diff option.	
Show differences in overview ruler	Deselected	This option shows differences in the overview ruler.	
Colors			
Changes		Sets the color indicating changes. ^(†)	
Additions		Sets the color indicating additions. ^(†)	
Deletions		Sets the color indicating deletions. ^(†)	
Use this reference source	Version on disk	This option sets which reference to use as the base for generating quick diff comparisons. Options are: Version on Disk : Current file is compared against the last saved version on disk.	



Projects

A project represents the collection of source netlist and constraints files, flow options, IP configuration files, and output files for a particular design.

Implementations

A Project (see page 213) may have multiple implementations. Each implementation contains the set of flow options (also called implementation options) configuring the project's run through the Flow (see page 217), and the flow outputs for this particular configuration. With this capability, the same design (netlist) can be implemented (run through the flow) with different sets of timing constraints, placement and routing optimizations, or even different target devices, just by creating multiple implementations for the same project.

Each implementation is associated with an implementation directory located under the project directory (where the Project File (see page 214) is located). Implementation directories are named with the implementation name and contain flow output files. Output Files (see page 216) are divided into two sub-directories under the implementation directory: output and reports. The output directory contains files that are intended to be consumed by other tools later in the flow, such as netlists for simulation or the FPGA bitstream for programming. The reports directory contains files intended to be viewed and analyzed while running the ACE flow, such as timing reports and flow statistics.

Implementation definitions are **not** individually saved to their own files, instead they are stored as part of the Project File (see page 214). In the GUI, project implementations can be browsed in the Projects View (see page 144). Selecting an implementation activates (see page 217) it and displays its implementation options in the Options View (see page 127).

Once an implementation has been run through the flow, the state of the database (netlist, constraints, placement, and routing data) may be saved to an Acxdb file (See Saving Implementations (see page 259)). Implementations may later be restored from previously saved Acxdb files (See Restoring Implementations (see page 260)).

Implementation Options

There are a wide variety of configurable implementation options which will alter how ACE processes that implementation of the design as it moves through the flow (see page 217). The the most-commonly used option settings are displayed in the Options View (see page 127) for the current Active Project and Implementation (see page 217). Within the Options view, implementation options are grouped by flow steps (see page 218), to indicate which flow step the option affects. Changing the value of an option will cause that flow step's current results (if any) to become invalid/cleared, and that flow step (and all later flow steps) will need to be rerun, making use of the newly-changed option.

An Implementation Options Report (see page 226) of all available implementation options may be generated via the Tcl command report_impl_options (see page 483). This command may also be used to compare the current options configuration of an implementation with the default values for all options.

The values of implementation options may be set with the Tcl command set_impl_option (see page 502), or reset back to the default values with reset_impl_option (see page 487).

Option Sets:

Because some implementation options have a large impact upon runtime, and because the QOR benefits of these implementation options may vary significantly by design (often a QOR gain, but sometimes a slight QOR loss), many of the performance-related implementation options are disabled by default for newly created projects and implementations.

Achronix QOR experts have compiled subsets of implementation options known to optimize a wide variety of design types. These "option sets" are made available (with description) to users in the Multiprocess View (see page 116), and through that view may be used to generate new implementations with the indicated implementation options enabled.

Each Option Set shown in the Multiprocess View consists of override values for a small subset of all the implementation options. These overriding values are applied to newly generated implementations over the existing implementation option values inherited from a user-selected template implementation.

It is worth repeating that the Option Sets don't contain a complete assignment of all the implementation options. Each Option Set only contains a small subset of option values, which override the implementation options inherited from the template implementation. The overriding implementation options in each Option Set are **subsets** of the entire set of QOR-oriented implementation options. They only change *some* of the implementation options, and all the rest of the values are inherited from the template implementation. The Option Sets only enable performance-related implementation options, and (currently) never disable any already-enabled implementation options. So each generated implementation starts with the exact same implementation options as the template implementation, and then just the few implementation options named in the Option Set's description are overwritten with the described values.

Achronix broke up the Option Sets into small granular chunks because of QOR/runtime tradeoffs. Some of the options have a large runtime cost, and on some designs there is a minimal performance gain. Based upon the observed runtimes reported in the Multiprocess Summary Report (see page 225), users may choose to save hours of runtime if they only lose 0.01% frequency by using (for example) the Option Set "acx_util_pro" instead of "acx_all_opt" as they iterate their design. (Many of the Option Sets like "acx_util_pro" will enable a subset of what "acx_all_opt" enables.)

Currently, the Option Set overrides will only **enable** optimization-oriented implementation options, not disable them. Thus, if the implementation options in the template implementation are already the same values as those in the Option Set, the results from the two implementations (the implementation generated from the Option Set, and the template implementation) will be identical.

It is expected that among all the Option Sets, users will be able to find at least one that provides the necessary QOR gain for an acceptable runtime impact, allowing the user the fastest possible design iteration.

See the Multiprocess View (see page 116) and Attempting Likely Optimizations Using Option Sets (see page 333) for more info.

Project File

Projects are persisted in project files (.acxprj file extension) created automatically by the tool whenever a project is saved. A project file is actually just a Tcl script supporting only a defined subset of Tcl commands. Users can edit project files manually and then load them into the tool to use as a script or for running regressions.

When ACE loads a project file, it locks that file to prohibit other ACE sessions from loading the same file. This is done to prevent project data corruption, which could happen if two sessions tried to work with the same project at the same time.

In the GUI, loaded project file contents are displayed in a tree structure in the Projects View (see page 144). Project file contents may also be viewed in a Text Editor (see page 26) in the GUI by double-clicking on the project name in the Projects view (example file contents shown below):

A

```
Example Project file contents
# proj2
# AUTOMATICALLY GENERATED FILE
# MAY BE OVERWRITTEN AT ANY TIME DURING USE OF TOOL
# Netlist Files
add_project_netlist -project proj2 "C:/test_projects/proj2/top.vma"
# Constraint Files
add_project_constraints -project proj2 "C:/test_projects/proj2/clock_mode2.sdc"
add_project_constraints -project proj2 "C:/test_projects/proj2/clock_model.sdc"
# Implementations
# impl_1
create_impl -project proj2 impl_1
set_impl_option -project proj2 -impl impl_1 partname ACDevice1
set_impl_option -project proj2 -impl impl_1 speed_grade "standard"
set_impl_option -project proj2 -impl impl_1 core_voltage "1.00"
enable_project_constraints -project proj2 -impl impl_1 "C:/test_projects/proj2/clock_mode2.sdc"
disable_project_constraints -project proj2 -impl impl_1 "C:/test_projects/proj2/clock_mode1.sdc"
# impl_2
create_impl -project proj2 impl_2
set_impl_option -project proj2 -impl impl_2 partname ACDevice1
set_impl_option -project proj2 -impl impl_2 speed_grade "standard"
set_impl_option -project proj2 -impl impl_2 core_voltage "0.95"
enable_project_constraints -project proj2 -impl impl_2 "C:/test_projects/proj2/clock_mode2.sdc"
enable_project_constraints -project proj2 -impl impl_2 "C:/test_projects/proj2/clock_model.sdc"
# impl 3
create_impl -project proj2 impl_3
set_impl_option -project proj2 -impl impl_3 partname ACDevice1
set_impl_option -project proj2 -impl impl_3 speed_grade "standard"
set_impl_option -project proj2 -impl impl_3 core_voltage "0.95"
disable_project_constraints -project proj2 -impl impl_3 "C:/test_projects/proj2/clock_mode2.sdc"
disable_project_constraints -project proj2 -impl impl_3 "C:/test_projects/proj2/clock_mode1.sdc"
# End of file
```

Source Files

A project contains source files used as inputs to the ACE flow. There are two types of source files:

- Synthesized netlist files
- SDC/PDC/PRT constraints files

In the GUI, source files may be browsed in the Projects View (see page 144) and viewed in the built-in Text Editor (see page 26) by double clicking on the file name in the Projects View.

The synthesized netlist files must be the gate level Verilog output of the Synthesis tool and must use a .v or .vma file extension.

The constraints file types are defined as follows:

File Type	Description
*. sdc, *.scf	Timing constraints files in SDC format. These files are read by the timer in ACE. The user must put all timing constraints in these file.
*.pdc	Placement constraints files for ACE. ACE can support many functions in this type of file, including placement and insertion of boundary pins. Users should not put any timing constraints in these files.
*.prt	Partition definition file for incremental compile in ACE. There should be only one *.prt file per project in ACE. This file is generated by Synplify and controls which partitions will be re-compiled in the next ACE run.

Note: All *.sdc, *.scf, and *.pdc constraints files are read in and executed in the order specified in the ACE project file. Constraints files that are added to the project first will be executed first, and likewise, constraints files which are added to the project last are executed last. If there is any order dependency between commands in your constraints, please make sure to add the constraints files in the correct order for execution in ACE.

IP Configurations

ACE provides GUI support to ease configuration of the most complicated embedded IP in Achronix FPGAs. The data files used by the IP Configuration Editors (see page 25) (files with the .acxip extension) may optionally be associated with a project. When associated with a project, these IP Configuration files may then be browsed in the Projects view (see page 144) under the project's IP folder, and the associated editor may be started by double clicking on the file name in the Projects view.

For more details, see Creating an IP Configuration (see page 288), or one of the many IP Configuration Editors.

Output Files

Output files are generated for project implementations (see page 213) by running certain steps in the Flow (see page 217) . By default, output files are automatically written to the project implementation's directory under the output or reports directory as appropriate. The user can also specify alternate output locations when running individual flow steps (see page 218) with command line options.

In the GUI, output files can be browsed in the Projects view (see page 144) under their implementation and viewed in the editor area by double clicking on the file name in the Projects view.

Log Files

A number of log files are automatically generated while ACE is running. They include the following:

- ACE Session Log
- Implementation Log
- Multiprocess Log
- SnapShot Log
- ACE GUI Log

The contents of these logs are typically the series of Tcl commands and resulting return values occurring during the execution of ACE.

When contacting Achronix technical support, users may sometimes be requested to provide one or more of these log files to Achronix to assist in the support effort.

ACE Session Log

Every time ACE is started, a new ACE session log is created in the directory <user_home_dir>/.achronix/. This file will be named ace_<date_timestamp>.log, where <date_timestamp> is year_month_day_hour_minute_second, with hour from a 24-hour clock. For example, if ACE was started in Linux with a username of "example_user", on January 11th of 2010 at 2:34:56pm, the complete log file name would be:

/home/example_user/.achronix/ace_2010_01_11_14_34_56.log

ACE session log messages are also sent to the Tcl Console View (see page 164). For more information, see Viewing the ACE Log File (see page 286).

Implementation Log

In addition to the session log, each project (see page 213) implementation (see page 213) has an implementation log maintained for the complete life of the implementation. All changes to the implementation, including running the Flow (see page 217) for that implementation, are appended to the implementation log. The implementation log is stored in the directory '<project_dir>/<impl_name>/log/impl.log'.

Multiprocess Log

Unlike normal flow executions, implementation runs initiated from the Multiprocess View (see page 116) do not have their log information appended to the ACE Session Log. This is because multiple processes would be appending info to the log file simultaneously, which would leave log entries interleaved in an unreadable mess. Instead, each implementation executed in the background will create a new log file named multiprocess.log in that implementation's log directory. (This will overwrite any prior multiprocess log created for that implementation.) Each implementation executed via the Multiprocess View does still append information to its lifetime implementation log file.

Snapshot Log

The Snapshot log file is discussed in Collecting Samples of the User Design (see page 326).

ACE GUI Log

On rare occasions, Achronix Tech Support may request the ACE GUI Log. This may be found by selecting: **Help -> About Ace -> Installation Details -> Configuration -> View Error Log**, which will open the GUI log in a non-ACE text file editor or HTML browser. The editor/browser will typically report the full path of the opened file.

Active Project and Implementation

The active project is the project containing the active implementation in the current tool session. The active implementation is the project implementation on which flow and project management commands are operating. Only one implementation can be active at one time. The active state applies across all projects and only in the context of the current tool session. This state does not persist across sessions and is not saved in a project file.

In the ACE GUI, the active project's name, active implementation's name, and target device name are all shown on the ACE titlebar in the format "Project -> Implementation (Device)". Additionally, within the Projects View (see page 144)'s tree, the active project and its active implementation will both be shown in a bold font.

Flow

The flow is the set of steps that must be run to complete a design in ACE. These steps are listed, in order, within the Flow View (see page 97). The current Flow Mode implementation option (selected in the Options View (see page 127)) will affect which Flow Steps may be executed.

A flow can only be run on a single Project (see page 213), and within that project a single Implementation (see page 213) at a time (these will be the Active Project and Implementation (see page 217)) during an interactive ACE session.

To run multiple implementations from the same project through the flow simultaneously, use the Multiprocess View (see page 116).

To run multiple separate projects through the flow simultaneously, multiple sessions of ACE must be run.

Additional details may be found in the section Running the Flow (see page 261).

Flow Steps

The Flow (see page 217) is composed of a series of flow steps, each representing a command operating on the design in the Active Project and Implementation (see page 217). Some flow steps are required (such as preparing the design), and some are optional (such as writing out a netlist for simulation). Flow steps are generally order-dependent, and running the steps out of order may result in errors.

The flow's default order of flow steps is displayed in the ACE GUI's Flow View (see page 97), with flow steps grouped into categories for organizational purposes.

The implementation option for Flow Mode (see page 222) (typically configured through the Options View (see page 127)) will affect which flow steps are able to be executed.

Table 110: Achronix's Default Flow Steps and IDs

Name	ID	
Prepare	prepare	
Run Prepare	run_prepare	
Run Estimated Timing Analysis	report_timing_prepared	
Generate Pre-Placed Simulation Netlist	write_netlist_prepared	
Place and Route	place_and_route	
Run Place	run_place	
Run Post-Placement Timing Analysis	report_timing_placed	
Run Route	run_route	
Run Post-Route Timing Analysis	report_timing_routed	
Design Completion	design_completion	
Post-Process Design	post_process	
Run Final DRC Checks	final_drc_checks	
Run Sign-off Timing Analysis	report_timing_final	

	Name	ID		
	Generate Final Simulation Netlist	write_netlist_final		
FPC	GA Programming	fpga_program		
	Generate Bitstream	write_bitstream		
	FPGA Download	fpga_download		
 All flow step IDs can be executed at the ACE GUI Tcl console (see Tcl Console View (see page 164)) or as part of the user Tcl script that can be invoked when running ACE (see page 245) in batch mode. The following Tcl command allows executing the various flow steps IDs listed: run [-step <string>] [-stop_at_step <string>] [-resume] [-ic <string>]</string></string></string> Because advanced users are allowed to create their own flow steps (create_flow_step (see page 450)), this list may be a subset of the flow steps available to users. To see a complete list of current flow step IDs, use the Tcl command get_flow_steps (see page 466). 				

Prepare Steps

Run Prepare

The first flow step required for any design is Run Prepare. This step (in order):

- 1. Clears all previously loaded netlists and constraints
- 2. Loads and compiles the device
- 3. Loads all the design files for the active implementation into ACE
- 4. Runs design checks
- 5. Transmutes the design into an Achronix design

The active project is saved to disk automatically when this step is successfully completed. In addition, this step automatically generates a pin assignment and an utilization report.

Once the active implementation is prepared, the design is ready to be placed or analyzed for timing results. An encrypted Verilog netlist can also be generated for the prepared implementation for simulation. I/O pre-placement can also be done once the design is prepared (see Pre-Placing a Design (see page 297)).

This flow step has the id "run_prepare" for Tcl commands.

Run Estimated Timing Analysis (Optional)

After **Run Prepare** has successfully completed on an implementation, the **Run Estimated Timing Analysis** step can be run. This step generates and writes a pre-place-and-route timing report file for the prepared design. The generated report is automatically displayed in the editor area upon successful completion. This step is run by default when **Run Flow** is executed.

This flow step has the id "report_timing_prepared" for Tcl commands.

Generate Pre-Placed Simulation Netlist (Optional)

After **Run Prepare** has successfully completed on an implementation, the **Generate Pre-Placed Simulation Netlist** step can be run. This step generates and writes an encrypted, pre-place-and-route Verilog netlist file from the prepared design. This netlist may be used to simulate the prepared design. This step is not run by default when **Run Flow** is executed.

This flow step has the id "write_netlist_prepared" for Tcl commands.

Place and Route Steps

Run Place

After **Run Prepare** has successfully completed on an implementation, the **Run Place** step must be run in order to place the design. If place and route has already been run on this implementation, this step may be skipped, and the place and route data from the previous run may be loaded by using the **File -> Load Place and Route Data** menu option. Once the design is successfully placed, the encrypted placement data is stored to disk and is ready to be loaded again later.

This flow step has the id "run_place" for Tcl commands.

Run Post-Placement Timing Analysis (Optional)

After **Run Place** has successfully completed on an implementation, the **Run Post-Placement Timing Analysis** step can be run. This step generates and writes a timing report file for the placed design, without requiring all final DRC checks to pass. The generated report is automatically displayed in the editor area upon successful completion. This step is not run by default when **Run Flow** is executed.

This flow step has the id "report_timing_placed" for Tcl commands.

Run Route

After **Run Place** has successfully completed on an implementation, the **Run Route** step must be run in order to route the design. If place and route has already been run on this implementation, this step may be skipped, and the place and route data from the previous run may be loaded by using the **File -> Load Place and Route Data** menu option. Once the design is successfully routed, the encrypted placement data is stored to disk and is ready to be loaded again later.

This flow step has the id "run_route" for Tcl commands.

Run Post-Route Timing Analysis (Optional)

After **Run Place** and **Run Route** have successfully completed on an implementation, the **Run Post-Route Timing Analysis** step can be run. This step generates and writes a timing report file for the placed and routed design, without requiring all final DRC checks to pass. The generated report is automatically displayed in the editor area upon successful completion. This step is not run by default when **Run Flow** is executed.

This flow step has the id "report_timing_routed" for Tcl commands.

Design Completion Steps

Caution!

All Flow Steps (see page 218) under the Design Completion category will be skipped by default when the flow mode is set to **Evaluation**. See Flow Mode (see page 222) for more details.

Post-Process Design

After **Run Place** and **Run Route** have successfully completed (or an acxdb file containing place and route data has been loaded) on an implementation, the **Post-Process Design** step must be run. This step post-processes the design by

A

inserting Achronix-specific technology (such as reset, compensation block, and vmode insertion) that relies on final placement and routing information. This step should not affect timing results.

This flow step has the id "post_process" for Tcl commands.

Run Final DRC Checks

After **Post-Process Design** has successfully completed on an implementation, the **Run Final DRC Checks** step must be run. This step performs all final DRC checks in order to ensure that the bitstream, final timing, and final simulation netlist can be generated without errors. If your design fails final DRC checks, you can still generate a **Post-Route** timing report for experimental purposes. However, no bitstream may be generated to run the design on the hardware unless all final DRC checks pass.

This flow step has the id "final_drc_checks" for Tcl commands.

Run Sign-off Timing Analysis (Optional)

After **Run Final DRC Checks** has successfully completed on an implementation, the **Run Sign-Off Timing Analysis** step can be run. This step generates and writes a final sign-off timing report file for the placed and routed design, after all final DRC checks have passed. The generated report is automatically displayed in the editor area upon successful completion. This step is run by default when **Run Flow** is executed.

This flow step has the id "report_timing_final" for Tcl commands.

Generate Final Simulation Netlist (Optional)

After **Run Final DRC Checks** has successfully completed on an implementation, the **Generate Final Simulation Netlist** step can be run. This step generates and writes an encrypted, post-place-and-route Verilog simulation netlist file from the final DRC-free design. This netlist may be used to simulate the post-place-and-route design. This step is not run by default when **Run Flow** is executed.

This flow step has the id "write_netlist_final" for Tcl commands.

FPGA Programming Steps

Additionally, all Flow Steps (see page 218) under the FPGA Programming category will be skipped by default when the flow mode is set to Evaluation.
See Flow Mode (see page 222) for more details.

Generate Bitstream

After a design is placed and routed, a bitstream for the target device can be generated. This step generates a bitstream (STAPL file) for the current implementation based on the settings in the Options view (see page 127) (see the Options settings for Bitstream Generation). This step is run by default when **Run Flow** is executed. The flow mode must be set to **Normal** before bitstream generation will complete successfully. (While it typically produces much shorter flow runtimes, the **Evaluation** flow mode relaxes the DRCs too much to produce a reliable bitstream.)

This flow step has the id "write_bitstream" for Tcl commands.

FPGA Download

After the bitstream is generated, it is ready for downloading to the FPGA via the Bitporter pod specified under the Options view settings (see the Options settings for FPGA Download). This step is not run by default when **Run Flow** is executed.

This flow step has the id "fpga_download" for Tcl commands.

A bitstream can also be downloaded to the FPGA via the Download view (see page 87) (see Playing a STAPL File (Programming a Device) (see page 331))

For more details, refer to the Bitporter User Guide (UG004).

Flow Status

Flow Steps (see page 218) each have a status associated with them. The current status of each flow step for the Active Project and Implementation (see page 217) can be seen in the GUI in the Flow View (see page 97). Each step can be in one of the following status states:

Table 111: Flow State lcons

State	Flow Category	Flow Step
Incomplete	•	A
Running	0	0
Complete	θ	~
Disabled	θ	
Error	×	×
Complete (but out of sync with source files)	1	Δ

Be aware that changing or Configuring Implementation Options (see page 261) which affect a flow step can cause the status of a flow step to be reset back to Incomplete.

See the concepts for the Flow (see page 217) and Flow View (see page 97), as well as the task for Running the Flow (see page 261) for more details.

Flow Mode

The flow mode is managed as an Implementation (see page 213) Option, typically through the Options View (see page 127).

The chosen flow mode will determine which DRCs are executed at different points in the Flow (see page 217), and in some configurations will prohibit the final Flow Steps (see page 218) from being able to execute successfully.

- Evaluation flow mode ignores non-fatal DRCs as long as possible, allows IO Virtualization, and ignores missing SDC constraints to get a post-route timing report quickly. This mode allows users to more quickly iterate during preliminary or early design stages.
- **Normal** flow mode enforces all DRC checks prior to generating a bitstream. Some checks are flagged as warnings early on in the flow to give the user an opportunity to fix the problems (for example, fixing the placement of I/Os). These same checks may change to report an error during final DRC checks. This mode should be used when developing a real design for a product, and enables bitstream generation.
- Strict flow mode is similar to Normal flow mode, but to reduce runtime, strictly enforces all DRC checks, erroring out as early in the flow as possible. This more restrictive mode should be used during the later, more mature design iterations.

When in **Evaluation** flow mode, the **Run Flow** and **Re-run Flow** actions in the Flow View (see page 97) will stop after the **Place and Route** flow step category is completed. By default, the flows steps under **Design Completion** and **FPGA Programming** will not be run unless the implementation is in **Normal** or **Strict** flow mode. Of particular note, the **Generate Bitstream** flow step will fail if attempted while in **Evaluation** flow mode.

Bitstream generation requires Normal or Strict flow mode, so that ACE may ensure all DRCs have passed.

Some examples of error checks in **Strict** flow mode, applicable to Speedcore devices, are as follows:

- 1. If any Speedcore boundary pins (IPIN/OPIN/CLK_IPIN/CLK_OPIN) are not explicitly instantiated in the user design RTL or PDC files, ACE will error out in the Run Prepare flow step.
- 2. If any Speedcore boundary pins (IPIN/OPIN/CLK_IPIN/CLK_OPIN) are not explicitly placed with "fixed" placement in the project PDC files, ACE will error out at the beginning of the Run Place flow step.

In other flow modes, these checks will not happen until Final DRC Checks prior to bitstream generation.

Reports

ACE generates a number of reports to inform users how their designs are being handled in the selected Achronix device. These reports are meant to assist the user when making design decisions.

Each of the listed reports is generated in HTML format by default, and with the noted Tcl command each report can optionally (unless otherwise noted) be generated in plaintext format, or in CSV format for easy import into spreadsheet programs. As soon as the reports are generated, they are opened for viewing within the ACE Editor area.

Utilization Report

The Utilization Report shows a summary and details of the utilization of the device resources for the current design.

This report is automatically generated as part of the Run Prepare flow step (see page 218).

To generate this report manually, see the Tcl command report_utilization.

Pin Assignment Report

The Pin Assignment Report shows detailed information on each of the user design's top-level ports, including placement and configuration details.

Typically, the report is automatically generated by the Flow (see page 217) at multiple times (as part of the **Run Prepare**, **Run Place**, and **Post-Process Design** flow steps (see page 218)).

To generate this report manually, see the Tcl command report_pins.

Clock Report

The Clock Report shows all the clocks used in the design, their frequencies/periods, their relationships, and their constraints. Related information regarding device Clock Regions is also included in the report.

The report is automatically generated by the Flow (see page 217) at multiple stages of the flow.

To generate this report manually, see the Tcl command report_clocks.

Timing Report

The Timing Report provides details on how well the current design is meeting timing on the selected device.

Timing analysis can be performed at several stages in the Flow (see page 217), each stage generating a different report. If the design has not yet been routed, placement and/or routing are estimated.

This report is automatically generated by the flow during any of the Run ... Timing Analysis Flow Steps (see page 218).

To generate this report manually, see the Tcl command run_timing_analysis.

If the user enables Timing Across All Temperature Corners (see page 232), a separate timing report will be generated for each temperature corner, with the file name of the report noting the corner being reported.

Report Content

The report will contain a Summary section and a Details section.

The Summary section will contain three tables. There will be a table for Critical Setup (max) Timing Paths, one for Critical Hold (min) Timing Paths, and one for the resulting Clock Frequencies. Each summary section table will contain a single row for each Clock/Group, showing the most critical path for that Clock/Group.

The Details section will contain a configurable maximum number of critical setup paths and critical hold paths for each Clock/Group, and each of those critical paths will include a configurable maximum number of worst paths for the critical path's endpoint.

The number of critical paths and worst paths are Implementation Options (see page) configured in the Options View (see page 127) under "Timing Analysis".

Routing Report

The Routing Report collects a number of routing-related statistics and any related errors into an easily readable report format.

This report is automatically generated by the Flow (see page 217) during the **Run Route** and **Post-Process Design** flow steps (see page 218).

To generate this report manually, see the Tcl command report_routing.

Partitions Report

The Partitions Report collects a number of partition-related statistics into an easily readable report format.

This report is automatically generated by the Flow (see page 217) (and opened in the GUI) during the **Run Prepare** flow step (see page 218) when Using Incremental Compilation (Partitions) (see page 343).

To generate this report manually, see the Tcl command report_partitions.

Power Dissipation Report

The Power Dissipation Report shows various power-related statistics for the current design on the selected Achronix device.

This report is automatically generated by the Flow (see page 217) for eFPGA devices, but not FPGA devices.

This report can be generated on-demand using the Tcl command report_power.

If the user enables Timing Across All Temperature Corners (see page 232), a separate power dissipation report will be generated for each temperature corner, with the file name of the report noting the corner being reported.

Design Statistics Report

The Design Statistics Report is meant to show various statistics about the current design.

Presently the only statistics being reported are a histogram showing LUT Function usage counts. This information is primarily meant as a tool for Achronix Technical Support to assist ACE users unable to share their full design. It allows Achronix to better understand the nature of the design and thus provide advice on QoR improvements.

This report is not automatically generated by the Flow (see page 217), but can be generated manually with the Tcl command report_design_stats.

Multiprocess Summary Report

The Multiprocess Summary Report provides a comparative summary of the achieved frequencies and worst-case slacks (if the "Run Post-Route Timing Analysis" or "Run Sign-off Timing Analysis" Flow Steps (see page 218) are enabled), as well as process execution times, for selected Implementations (see page 213) of a single Project when executed from the Multiprocess View (see page 116). This report will be automatically shown (and refreshed) in the ACE Editor Area as new results become available during Multiprocess execution.

The Multiprocess Summary Report is generated/updated multiple times during a Multiprocess execution, as new data becomes available from the executing Implementations (see page 213). While the Multiprocess flow is still executing, the report will contain incomplete results - rows containing incomplete data will be marked as such.

If errors are encountered during flow execution for one of the selected Implementations (see page 213), the row(s) of data for that implementation will be marked accordingly.

Because the Multiprocess Summary Report summarizes the results of multiple Implementations (see page 213) (unlike the other reports, which are generated for a single implementation), the HTML file containing the report is not placed in any implementation's report subfolder. Instead, this report is placed in the directory containing the .acxprj ACE Project File (see page 214), and is named multiprocess_summary.html.

If closed, the Multiprocess Summary Report can be re-opened at any time

To re-open the Multiprocess Summary Report for the active project at any time, select the (**Note:) Open Multiprocess Report** button in the upper-right of Multiprocess view, or from the context menu when rightclicking the project in the Projects View (see page 144).

This report is only available in HTML format. There is no Tcl command available to generate this report manually.

For more info on how this report is used, see Running Multiple Flows in Parallel (see page 263) and Attempting Likely Optimizations Using Option Sets (see page 333).

Timing Results Summary Section

The Timing Results Summary section of the report will only be generated if either the "Run Post-Route Timing Analysis" or "Run Sign-off Timing Analysis" Flow Steps (see page 218) are executed during the Multiprocess Flow. (Users must enable any desired optional flow steps in the Flow View (see page 97) before Multiprocess execution is started.)

While an implementation is waiting to be executed, or is currently executing, the Clock Domain column of the report will contain a message to indicate the implementation's execution status.

Once an implementation has completed execution, the timing results for that implementation will be populated in the Report. By default, each implementation will provide timing results (Upper-Limit Frequency, Worst Setup Slack, and Worst Hold Slack) for a single PVT combination (named in a column group header), though if the "Report all temperature corners" implementation option is enabled (see the Options View (see page 127)), multiple PVT combinations will be reported, each under its own column group header. The active PVT combination (the specific combination chosen for an implementation, which would otherwise be the only one reported) will be shown in bold to differentiate it from other PVT combinations shown for that implementation.

The Upper-Limit Frequency, Worst Setup Slack, and Worst Hold Slack cells are independently color-coded to indicate whether the timing constraints were met for each of the implementation's defined clock domain/PVT combinations. If the timing constraints were met for all clocks and all reported PVT combinations in an implementation, the Implementation

Name cell will also be color coded green to indicate success. If errors are encountered during flow execution, the appropriate Implementation Name cell will be colored red, and "*(Flow Error)*" will appear in that row.

Hyperlinks to each detailed Timing Report (see page 223) (one is created for each implementation for each reported PVT) are made available under the first clock domain's Upper-Limit Frequency column for each PVT.

In some cases, some implementations will provide Sign-Off timing results but other implementations will not. This can happen most often when some implementations are in Evaluation Flow Mode (see page 222) while others are not. It may also happen when the multi-process flow is cancelled, or in rare flow error cases. When this mix of timing results from differing flow steps occurs, the column headings will indicate that the report contains Sign-Off data. All earlier Post-Route timing results will have a footnote indicating that they're not showing Sign-Off data.

Runtime Results Summary Section

This section of the report will always be generated, and will indicate the total process execution time and peak memory utilization for each implementation.

Rows in the table will indicate whether an implementation's flow execution is incomplete (running or waiting to run) or has encountered errors.

Users should be aware that implementation execution times will vary depending upon the available processors, available memory, and total load on the workstation executing ACE. An implementation's selected Implementation Options (see page) (and thus the Option Sets (see page)) can have a significant impact upon implementation runtimes. When using an external cloud/grid/batch Job Submission system, the reported times may include the time spent waiting in the external system's queues.

If comparing runtimes on multi-user workstations, please remain aware that workstation load may vary widely over the multiprocess execution period, making direct runtime comparisons difficult.

Even on single-user workstations, if using a **Parallel Queue Count** greater than one, be aware that the last-executed implementation(s) will likely be executing (at least partially) with a reduced machine load compared to the first-executed implementations. (As the parallel execution queue is emptied, new implementation processes are not started, thus fewer processes are executing, meaning that the last-executed implementations have the lowest contention for processing cores, memory, I/O, etc.)

Because of all of these limitations, the reported implementation flow execution times are intended to be used only as general guidelines, not as benchmarking times.

Implementation Options Report

The Implementation Options Report provides information about available options for the currently active implementation. This report is not automatically generated by the Flow (see page 217), but can be generated on demand using the Tcl command report_impl_options (see page 483).

By default, the report only displays the names, descriptions and default values of the most commonly used implementation options (meaning the subset which is shown within the Options View (see page 127)). In addition, by default, the report displays the options applicable to the target device of the currently active implementation.

The **-project** and **-impl** arguments can be used to show the options applicable to a different project implementation.

The -show_values argument can be used to include the current implementation value of each option in the report.

The **-show_all** argument can be used to include all possible options for the specified implementation in the report, instead of only the most-commonly-used subset shown within the Options View (see page 127).

Note

Users should only alter the values of hidden options (those which are not shown in the GUI's Options View) after guidance from Achronix support.

Advanced Concepts

The following are advanced concepts intended primarily for extremely experienced users, or users being actively guided by Achronix FAEs.

ACE Verilog Attributes

This page lists various attributes that can be applied to instances, nets, pin, ports, or other objects in the ACE datamodel. Each attribute is listed with the type of object or objects to which it may be applied, and a description of how it effects the ACE synthesis, placement, and routing flow.

locked

Applies to nets only.

Nets marked with this attribute will not be unrouted by the run_unroute command, or when the user re-runs the run_route flow step on a routed design.

fanout_limit

Applies to nets only.

This is a dual use property and can be applied globally and also individually to nets.

The global limit is specified with the fanout_limit impl option.

When applied to an individual net this attribute overrides the global limit. Net drivers will be cloned, or buffer trees inserted, to keep each (non clock/reset) net's fanout under this limit. Applies only when the fanout_control impl option is enabled. Note that ACE will never insert more fanout buffers than the maximum specified by the max_buffer_limit impl_option.

In order to find the correct net name, if the name of the driving register is known, then the following can be used

```
Code
set_property fanout_limit 50 [ find {*} -nets -filter @driving_pin=[get_pins *<source reg>*q] ]
```

must_keep

Applies to instances or nets.

The instance or net can't be deleted by any of the netlist optimization flow commands. Note that if the instance or net is logically redundant, it may be left dangling with no input and no output connections.

do_not_rewire

Applies to instances, nets, pins.

Rewiring permutes input pins among equivalent nets (i.e. nets in a tree of fanout-control buffers) to minimize wirelength and improve timing. This attribute disables rewiring for a given instance, net, or pin. Some rewiring can be done during run_prepare, but the majority of changes are made after run_place and run_route. Subject to the prepnr_rewire and postpnr_rewire implementation options.

do_not_clone

Applies to instances only.

Prevents a given instance from being cloned during fanout control optimization. However, fanout buffers may still be inserted for nets above the fanout_limit.

do_not_cluster

Applies to instances only.

Prevents an instance from being clustered during structural or timing-driven clustering. Structural clustering (enabled with the structural_clustering_mode implementation option) creates clusters from groups of LUTs and Flops when certain pre-defined structures are encountered. Timing-driven clustering (enabled by the timing_driven_clustering implementation option) creates larger clusters from LUT-to-LUT and ALU-to-LUT connections to keep timing-critical net routing short. Instances in a cluster will be placed together.

clock_type

Applies to nets or driver (output) pins.

Normally a user will set this property on a net or driver (output) pin using the set_clock_type TCL command in their SDC constraints, but it can also be specified using this attribute. Applies globally to all target pins driven by that net or pin. For more information see the documentation for the set_clock_type (see page 500) TCL command. The attribute must be a comma-separated list of the following strings: {"boundary", "trunk", "direct_trunk", "minitrunk" (Speedcore only), "blocked", "data_region", "data_center", "data_local", "branch_fast", "branch_nominal", "none", "low_jitter", "local", "global", "immediate"}. Note that not all combinations make sense.

local_clock_type

Applies to pins only.

Has all of the same properties as the clock_type attribute above, but use this attribute when the type is being specified for a specific target (input) pin, and the routing type needs to be different than the global value specified for the driving net /pin. Useful for certain kinds of data-generated clocks: parts of the clock that feed back should be "data" but the rest should be "data_region" or "data_center".

ace_useioff

Applies to ports, nets, IO pad/pin instances, or on flop flop instances.

Depending on the value of the push_flops_into_pads implementation option, the presence of this property causes boundary flop flop instances to be pushed into the attached input or output pad/pin instance. For more information see the Automatic Flop Pushing into I/O Pads (see page 395) section.

ace_virtualize

Applies to ports only.

Allows the user to specify which ports and port busses will be virtualized when ACE is run in evaluation flow mode, and when the design contains more top level ports than available IO pads/pins. For more information see the Working with Virtual I/O (see page 403) section.

ace_virtualize_clock_port

Applies to ports only.

When the virtual_io_style implementation option is set to the value serialize_dff, allows the user to specify the top-level port name to be connected to the clock input of the new serialization flop instances. Cannot be used with the ace_virtualize_clock_net attribute (they are mutually exclusive). For more information see the Working with Virtual I/O (see page 403) section.

ace_virtualize_clock_net

Applies to ports only.

When the virtual_io_style implementation option is set to the value serialize_dff, allows the user to specify the top-level net name to be connected to the clock input of the new serialization flop instances. Cannot be used with the ace_virtualize_clock_port attribute (they are mutually exclusive). For more information see the Working with Virtual I/O (see page 403) section.

async_capture

Applies to a DFF 'd' input pin only.

Suppresses setup and hold checks at the input pin of a DFF instance during Standard Delay Format (SDF) export for the Timing Annotated Gate Level Simulation flow. This is used on the capture flop of user-supplied clock domain crossing synchronizer macros. For more information, refer to the relevant IP Component Library User Guide for that product family.

location

Applies to instances only.

A string attribute giving the site name on which the instances is to be pre-placed. Equivalent to the "set_placement - fixed" PDC constraint.

Clock Regions

Device fabrics deal with numerous clocks. Due to physical routing limitations, only a finite number of clocks can be routed to each individual site within the fabric. To keep the placement / routing problem space manageable for the most complex designs, a fabric is divided up into Clock Regions of a relatively coarse granularity, where each Clock Region as a whole allows a finite number of clocks to be routed within that clock region.

Each fabric is divided up into a number of Clock Regions of roughly similar area. The exact numbers of clock regions, the dimensions of each region, the number and types of sites within the region, the allowed sources of the clocks routed to each region, and the differences (like skew) of clock behavior between clock regions will all be specified by the chosen target device. A subset of this information is presented in the Clock Regions View (see page 77). See the technical specification of the target device for complete details.

For designs with an extremely large number of clocks, the use of Placement Regions and Placement Region Constraints (see page 335) may be necessary to guide placement decisions regarding Clock Regions. This should be discussed thoroughly with an Achronix FAE first, as improper use of Placement Region Constraints can lower QOR or even cause Placement or Routing to become unsolvable.

Instance States

An individual Instance can have a variety of states simultaneously in ACE, and only the highest priority state will be used to color the Instance in the Floorplanner View (see page 89). The states are listed below in the default render priority order. Higher priority states (earlier in the table) take precedence over lower priority states. (If an instance has Fixed Placement and is also Selected, the Selection color has priority, and the Selection color will be used to paint the instance.)

Additionally, several of the states have associated icons, which will normally be displayed alongside the instance when the instance appears in tables and lists, as in the Search View (see page 151), Selection View (see page 155), and Netlist Browser View (see page 123). Similar to the colors, the highest priority icon will be used. Thus, an instance that is both Fixed and Locked will use the Fixed icon.

Priority	State	Default Color	lcon	Description
1	Selected	bright green	-	The user has added this instance to the ACE Selection Set, typically either by using the Selection View (see page 155) or the Tcl select (see page 500) command. For more information, see Selecting Floorplanner Objects (see page 292).
2	Highlighted	(user- defined)	-	An instance that the user has chosen to Highlight, typically by using the Highlight Instance commands in one of the views within the Floorplanner Perspective, or by the Tcl highlight (see page 476) command. See Highlighting Objects in the Floorplanner View (see page 294) for more information.
3	Overassigned Site	bright red	-	An instance that shares a site assignment with another instance. Since a site can only legally contain a single instance, this is an error state.
4	Fixed Placement	bright yellow	٦	An instance whose site assignment the user has marked as "fixed". As long as an instance is defined with hard fixed placement, ACE will not change the site assignment for that instance during the Placement phase of PnR. For more information, see Placing an Object (see page 297).
5	Locked Placement	dark yellow	~	An instance that is a member of a Locked Partition that has remained unchanged since the prior incremental compilation. ACE will not change the site assignment for that instance during the Placement phase of PnR. For more information, see Using Incremental Compilation (Partitions) (see page 343).
6	Default (Soft) Placement	dark grey	~	A placed instance with no other specially defined state will be displayed in this manner.
7	Unplaced	-	•	An instance without a current site assignment (placement).

The colors mentioned are the default colors. These colors may be modified on the Floorplanner View Colors and Layers Preference Page (see page 194). On that same preference page, the user may toggle whether some states are shown at all, and the user may partly alter the render priority of some states.

Filter Properties

Several Tcl commands [find (see page 461), filter (see page 459)] allow Tcl command-line filtering of object lists. Additionally, the Search Filter Builder Dialog (see page 186) performs a similar function for the Search View (see page 151) in the ACE GUI.

The allowed filtering properties, operators, and values (where applicable) are as follows:

Table 112: Supported Filter Properties

Property Name	Operators	Values	Description
@attribute	=	property:value	The @attribute filter allows you to filter instances, nets, and ports based on verilog attribute/defparam values. Values of the @attribute filter must be a property-value pair separated by a semicolon (ie. prop:value).
@clock_domain	=	clockDomainName	The @clock_domain filter allows you to filter instances, nets, paths, and pins based on clock domain name. Note that some instances may be part of multiple clock domains, such as a CDC instance.
@direction	=	in, out, inout	The @direction filter allows you to filter ports and pins based on direction.
@driver_type	=	(device-dependent)	The @driver_type filter allows you to filter nets and pins based on the type (cell name) of the driving instance.
@driving_net	=	netName	The @driving_net filter allows you to filter instances based on a net name that is driving them.
@driving_pin	=	pinName	The @driving_pin filter allows you to filter instances and nets based on the name of a pin that is driving them.
@fanout	=, <, >	(integers > 0)	The @fanout filter allows you to filter nets and pins based on number of fanout connections. Valid @fanout values must be integers greater than 0.
@fixed_placement	=	true, false	The @fixed_placement filter allows you to filter instances based on whether placement is fixed or not.
@partition	=	partitionName	The @partition filter allows you to filter instances, nets, paths, and pins based on partition name.
@placed	=	true, false	The @placed filter allows you to filter instances, nets, and pins based on whether they are placed or not. In this context, a "placed" net means the net is routed.
@power	=, <, >	(floating point numbers > 0.0)	The @power filter allows you to filter nets based on power consumption. Valid @power values must be a floating point number greater than 0.0.
@power_rank	=, <, >	(integers ≥ 0)	The @power_rank filter allows you to filter nets based on level of power consumption relative to other nets. The most power- consuming net will be ranked 1, the least power consuming net will be ranked n. Valid @power_rank values must be integers greater than or equal to 0.

Property Name	Operators	Values	Description
@region	=	placementRegionName	The @region filter allows you to filter instances, nets, paths, and pins based on placement region name.
@sink_type	=	(device-dependent)	The @sink_type filter allows you to filter nets and pins based on what type (cell name) of instance(s) the net is driving.
@type	=	(device-dependent)	The @type filter allows you to filter instances based on type (cell name) of instance.

Timing Across All Temperature Corners

ACE supports place and route across all temperature corners as well as reporting timing across all temperature corners of interest for a given place-and-route result at a specific junction temperature. This feature helps the designer to confirm whether the optimized placed-and-route result is able to close timing at the desired frequency (F_{MAX}) at all temperature corners of interest.

Note

ACE only optimizes place and route for a single user-chosen temperature corner per implementation, but can then report the timing analysis results of that routed netlist for all temperatures of interest. If a user wishes to optimize place and route for multiple temperatures, each desired temperature must be configured as a separate Implementation (see page 213). In other words, ACE cannot optimize a single netlist against all temperature corners simultaneously.

ACE requires the user to set the desired junction temperature for which the design needs to be placed and routed for the target F_{MAX} . ACE then uses this selected junction temperature to load the corresponding timing libraries and then

optimizes the place and route to close timing at the requested frequency F_{MAX}. This junction temperature target for

optimizing place and route can be set within the Options View (see page 127) under **Design Preparation** \rightarrow **Junction Temperature**. With the desired junction temperature selected, ACE will place and route the design and generate the final timing report for this chosen junction temperature (which is one of the temperature corners for which the design needs to close timing at).

Now, if the user wishes to ensure that this place-and-route result is able to close timing and find out the achievable F_{MAX}

at other temperature corners (other than the selected junction temperature), ACE provides an additional setting in ACE to generate timing reports at other temperature corners of interest. This option can be enabled in the Options View (see page 127) under **Timing Analysis** \rightarrow **Report all temperature corners** (refer to the table of Timing Analysis Implementation Options under Options View (see page 127)).

Note

When the option **Report all temperature corners** is enabled, both the Timing Report (see page 223)s and the Power Dissipation Report (see page 224)s will be generated for each temperature corner.

When reports are generated for multiple corners, the report file names are extended with a suffix describing the PVT corner contained within the report. The suffix includes the speed grade, the voltage, and the temperature, in that order, separated by underscores:

_<speed_grade>_<voltage>_<junction_temp>

For example:

- _C1_1p00V_85C corresponds to: speed grade = C1; voltage = 1.00V; junction temperature = 85°C
- _C2_0p70V_n40C corresponds to: speed grade = C2; voltage = 0.70V; junction temperature = -40°C

In addition to the above, the user has still has an additional opportunity to apply different optimization strategies by running the design through a Multiprocess run via the Multiprocess View (see page 116) GUI. With the **Report all temperature corners** option enabled when running Multiprocess:

- Different place-and-route optimization strategies are applied
- Timing is reported across all temperature corners for each of the Multiprocess place-and-route strategy (called seed/implementation) applied
- A Multiprocess summary report is generated that lists out all timing results across all temperature corners.

Here are some snapshots of the Multiprocess Summary Report (see page 225) for the same design at different junction temperatures with the **Report all temperature corners** option enabled.

ECO Commands

ECO Use Cases

The ECO Command Tool Chain is a set of useful tools that allow editing a design with a high level of granularity. These tools can be used to achieve highly specific goals, such as manually adding logic blocks to the fabric, improving timing, performing analysis on the FPGA itself, and other things.

Net Legality Definition

Throughout this documentation, the concept of *net legality* is mentioned frequently. For a net to be legal, all of the following must be true:

- There is exactly one and only one driving/output pin connected to the net.
- There is at least one input/sink pin connected to the net.
- All instances which the net connects to must be placed (their respective site pins do not need to be placed).

When a net is *legal*, the router is able to route the net. An *illegal* net will cause the router to silently exit. When performing ECO changes, it is necessary to tie-off and/or correct any nets that become illegal. ECO commands will inform the user about illegal nets caused by each ECO command, including why such nets were deemed illegal. It is up to the user to keep track of such nets and fix them along the way.

Disclaimers

 \mathbf{A}

Caution!

ECO commands are intended for advanced users only. Use at your own risk!

ECO commands are intended to be performed at the end of the place-and-route Flow Steps (see page 218). Performing ECO before or during place-and-route is possible, but this requires more caution.

Although optional, it is highly recommended to specify the name of a site when inserting an instance, or else the design will refuse to perform net-routing with nets connected to unplaced instances. If the user so chooses, they may opt to execute run_place after instance insertion to let ACE handle placement automatically. The flow step run_place:

• May perform automatic placement of an ECO-inserted instance, but if the new instance is deemed redundant or useless by the ACE reconditioner, it will be removed from the design.

• Is not incremental; it always places all instances in the design, which can be time consuming. As such, when using ace_eco::insert_instance, consider placing the new instance manually.

While performing ECO, certain nets may become partially routed (i.e., calling rewire_net -connect without specifying -reroute) or derouted (i.e., they lost a pin connection that kept them legal). In these circumstances, a warning is printed to the Tcl console. The user must identify and resolve all such illegal nets before they can proceed.

Once any illegal nets have been made legal (driver added to floating net, sink pin added to dangling net, drivers removed from multi-driven net), the user must call rewire_net <netName> -reroute to physically create the connections specified in the ECO-modified netlist.

If the user decides to perform run_prepare after performing ECO, all changes made will be overwritten as run_prepare sources the original netlist(s) specified in the ACE project, but not any ECO modifications. As such, the user must be aware that they may undo all their work accidentally by calling run_prepare.

Running ECO commands but failing to resolve issues created by the resulting changes may potentially lead to errors within ACE if certain functions are subsequently called. For instance, a set of ECO commands could disconnect an output pin from a net, but fail to connect a new one. If another (non-ECO) command is then called that assumes that each net has a driving pin, ACE will report errors.

ECO commands modify the gate-level netlist generated from run_prepare, and rerunning run_place or run_route with a modified netlist may lead to unintended consequences to the design.

, Tip

It is recommended to save often when performing ECO as inadvertently executing a wrong command may either break the design beyond repair or cause ACE to report errors, forcing the user to restart from scratch.

ECO Commands

The ECO commands are all in a special ace_eco:: Tcl Namespace; they are not included in the global namespace. These commands are

- ace_eco::delete_instance
- ace_eco::delete_net
- ace_eco::get_instance_pins
- ace_eco::insert_instance
- ace_eco::insert_net
- ace_eco::rewire_instance
- ace_eco::rewire_net

delete_instance

```
Command Syntax
```

```
ace_eco::delete_instance {<i:instance_name> <i:instance_name> ...} [-reroute]
```

This command deletes the named instances and disconnect the instances' pins from their respective nets. Any nets left with no connections are not automatically deleted. The user must delete these nets manually using ace_eco:: delete_net.

Arg Name	Optional	Description
<instances></instances>		List of user design instances to be deleted. The "i:" prefix is optional on each instance.
[-reroute]	<	The optional -reroute option is used to re-route nets after the instances have been deleted.

delete_net

<pre>ace_eco::delete_net {<n:net_name> <n:net_name>}</n:net_name></n:net_name></pre>	ommand Syntax	
	<pre>ce_eco::delete_net {<n:net_name> <n:net_name>}</n:net_name></n:net_name></pre>	

This command deletes the named nets.

Arg Name	Optional	Description
<nets></nets>		List of user design nets to be deleted. The "n:" prefix is optional on each net.

get_instance_pins

Command Syntax	
<pre>ace_eco::get_instance_pins {<i:instance_name> <i:instance_name>}</i:instance_name></i:instance_name></pre>	

Returns a list of all pins (and nets, if connected) for the named instances. The returned lists takes the form of:

```
{{t:instancel:pinl n:net1} {t:instancel:pin2 n:net2} {t:instancel:disconnected_pin3}} {{t:
instance2:pinl n:net1} ...}
```

Arg Name	Optional	Description
<instances></instances>		List of user design instances to be queried. The "i:" prefix is optional on each instance.

insert_instance

```
Command Syntax
ace_eco::insert_instance <i:instance_name> <cell_type_name> [-site <s:site_name>] [-pins {{<p:
pin_name> <n:net_name>} {<p:pin_name> <n:net_name>} ...}] [-parameters {{<param_name>
<param_value>} {<param_name> <param_value>} ...}] [-fixed] [-reroute]
```

This command generates a new instance of the specified cell type and inserts it into the netlist. If -site is specified, the command places the new instance on the named site (given that the site is legal to use).

Arg Name	Optional	Description
<instance_name></instance_name>		The name which will be given to the newly inserted instance. The "i:" prefix is optional.
<cell_type_name></cell_type_name>		Type of instance. This must be a valid cell type for the current fabric.
-site		The optional -site option names the site where the new instance will be placed. The site named must be compatible with the cell type, or the command will abort before the instance is created. The "s:" prefix is optional.
-pins	v	The optional -pins option specifies a list of pin name/net name pairs. Each named pin will be connected to the associated named net. The "p:" and "n:" prefixes are optional.
-parameters		The optional -parameters option specifies a list of user parameters and values for the new instance. The parameters must be compatible with the cell type, or the command will abort before the instance is created.
-fixed		The optional -fixed option indicates that given a -site parameter, the newly created instance will be fixed to that site. By default, Soft Placement will be performed (no fixing).
-reroute		The optional -reroute option is used to re-route nets after the instance has been inserted.

Warning!

The instance name is currently not verified to follow Verilog/VHDL identifier standards. Although optional, it is highly recommended to specify the name of a site when inserting an instance; otherwise, ACE will refuse to route pins with an unplaced instance.

insert_net

Command Syntax	
ace_eco::insert_net <n:net_name> {<t:instance_name:pin_name> <t:in route]</t:in </t:instance_name:pin_name></n:net_name>	nstance_name:pin_name>} [-

This command creates a new net and insert it into the netlist. This new net must have at least two connections specified, and these connections must make the net legal.

Arg Name	Optional	Description	
<net_name></net_name>		The name which will be given to the newly inserted net. The "n:" prefix is optional.	
<pins></pins>		List of fully-qualified (including instance) pin names. Each named pin will be connected to the new net. The "t:" pin prefixes are optional.	
-route	<	The optional -reroute option is used to automatically route the new net after it has been inserted.	

Warning!

The new net name is currently not verified to follow Verilog/VHDL identifier standards.

The insert_net command will not connect to pins that are already connected to a net; the user must disconnect those pins first before calling this command.

The user-specified net must be legal (has at least one input pin and exactly one driving pin) upon creation, or else the net will not be created. However, instances which the new net connects to do not have to be placed.

rewire_instance

```
Command Syntax
ace_eco::rewire_instance <i:instance_name> "{<p:pin_name> [n:net_name]} {<p:pin_name> [n:
net_name]} ... " [-reroute] [-disconnect]
```

ThIS command enables the user to connect or disconnect an instance's pins to/from specific nets. Both of these operations can be performed at the same time. Connections from user-specified nets to user-specified pins may be created, deleted, or changed.

Arg Name	Optional	Description
<instance_name></instance_name>		The name of the instance whose wiring will be changed. The "i:" prefix is optional.
<pin_net_pairs></pin_net_pairs>		List of user design pins/ports paired with the optional nets to which each will be connected. The "p:" and "n:" prefixes are optional. Example: "{pin1 net1} {disconnected_pin2}"
-reroute		The optional -reroute option is used to re-route nets after the instance has been inserted.
-disconnect		The option -disconnect option causes all existing connections to be disconnected before applying new pin/net connections.

Note

If a named pin/net connection already exists as specified, then that argument will be safely ignored.

If a pin name is provided without a net name, that pin will be disconnected from any currently connected net. If -disconnect is used with an empty pin_net list, all prior connections are removed without any new connections being created.

rewire_net

 Command Syntax
ace_eco::rewire_net <n:net_name> [-connect "<p:pin_name> <n:net_name> "] [-disconnect "<p: pin_name>"] [-clocktype <type>] [-reroute] [-verbose]</type></p: </n:net_name></p:pin_name></n:net_name>

The rewire_net command allows the user to connect/disconnect pins from the specific net. The same action could also be accomplished with ace_eco::rewire_instance commands, but that can quickly become very cumbersome if most of the pins on one net should now connect to another net. A single ace_eco::rewire_net command can do the work that would require hundreds of ace_eco::rewire_instance commands, each specifying the same net.

Note

In the command rewire_net may be used on a net with no arguments except for -reroute, to perform routing on the specified net. This option is useful for cleanup work as the user must know to route partially/unrouted nets left behind by their work.

Arg Name	Optional	Description
<net_name></net_name>		The name of the net whose wiring will be changed. The "n:" prefix is optional.
-connect	v	The optional -connect option specifies a list of pins to be connected to net. If already connection, they will first be disconnected from their original nets.
-disconnect	v	The optional -disconnect option specifies a list of pins that should be disconnected from net.
-clocktype	v	The optional -clocktype option indicates the clock type of the pins to be connected.
-reroute	v	The optional -reroute option is used to re-route nets after the instance has been inserted.
-verbose	v	The optional -verbose option generates additional feedback as the command is running.

GUI Support

GUI support for ECO functionality is hidden by default. To enable ECO actions in the GUI, enable the checkbox found at: Window | Preferences | User Advanced Preferences | Enable ECO Functionality.

When enabled, ECO actions for the ECO commands will appear in right-click context menus available on most views in the Floorplanner Perspective. For example, right-click on a net to display the available ECO net commands; right-click on an instance to display available ECO instance commands, etc.

Warning!

The GUI's ECO wizards do not provide extra safety checks or guidance at this time. Errors, warnings, and success feedback from the ECO changes are only shown in the Tcl Console View (see page 164) as the ACE ECO Tcl commands themselves are executed by the wizards.

÷	Add Instance to Selection
	Highlight Instance
	Choose Highlight Color for next Highlight command
Q	Zoom To Instance
	Show Instance in Netlist
≡	Display Properties for Instance
۵	Fix Placement of Instance
	Unplace Instance
+	ECO: Insert Net
۹.	ECO: Insert Instance
3⊙	ECO: Rewire Instance
6	ECO: Clone Instance
×	ECO: Delete Instance
9 6	Configure view

Add Instance Pin Dialog

The Add Instance Pin dialog is used to choose an existing pin from an existing instance.

O Add I	nstance Pin —		×
Instance:	inb1_int[3]] 🗸
Pin:	ck		~
	ОК	Cancel	

Table 113: Add Instance Pin Dialog Fields

Field	Description
Instance	A valid instance name. If an invalid name is specified, the green check mark next to the Instance field will change to indicate the error.
Pin	A list of the instance's pins.

ECO Insert Instance Dialog

The ECO: Insert Instance dialog allows the addition of a new instance.

O ECO Insert Insta	🖸 ECO Insert Instance — 🗆 🗙		
Enter the informa	tion for the new Instance, then press Finish.		\$
Instance Name:	and_b9		_ ✔
Cell Type:	LUT4		~
Site Name (optional):		
Pin/Net Connection	ns (optional) (pins without nets will be ignored):		
Pin	Net		
din0	inb1_int_ret_0o		
din1	inb1_int_ret_0o_0		
din2	inb1_int_ret_0o_1		
din3	inb1_int_ret_0o_2		
dout	reg_and_b9_reto		
User Parameters (op Parameter config_input_inv location lut_function permuted	value 4'b0000 "" 16'h0000		
Immediately rou	te after instance insertion Finish	Cance	
-	h		

Table 114: ECO Insert Instance Dialog Fields

Field	Description
Instance Name	The name for the new instance. The name must be unique to the design. If an instance with the given name already exists, the green check mark next to the Instance Name field will change to indicate the error.
Cell Type	The cell type for the new instance.
Site Name (optional)	The name of the site where the new instance should be placed.
Pin/Net Connections	Click on a cell in the Net column to connect a pin to an existing net.
User Parameters (optional)	Click on a cell in the Value column to specify a parameter value. Parameters without values will be ignored.
Immediately route after instance insertion	If enabled, the design will be rerouted immediately after the new instance is inserted.

ECO Insert Net Dialog

The ECO: Insert Net dialog allows the addition of a new net.

C ECO: Ins	ert Net	—		×
Enter the i	nformation for the new net, then press Finish.			Ś
Net Name:	bypass_2			~
Instance	Pin	+	Add Pin	
and_b1	dout	2	Remove Pin	
inb1_int[3]] d			
🗹 Immedia	tely reroute after insert			
0		<u>F</u> inish	Cancel	

Table 115: ECO Insert Net Dialog Fields

Field	Description
Net Name	The name for the new net. The name must be unique to the design. If a net with the given name already exists, the green check mark next to the Net Name field will change to indicate the error.
Add Pin	The Instance Pins table in the dialog lists the pins that the new net will be connected to. Use the Add Pin button to add pins to this table.
Remove Pin	Use the Remove Pin button to remove all currently selected pins from the Instance Pins table.
Immediately reroute after insert	If enabled, the design will be rerouted immediately after the new net is inserted.

ECO Rewire Instance Dialog

The ECO: Rewire Instance dialog allows an existing instance's properties to be adjusted.

v8.1.1

nstance ivan	ne: and_b1			
Cell Type:	LUTs			
oin/Net Conr	nections (optional) ((pins without nets v	vill be ignored):	
Pin	Net			
din0	inb1_int_ret_	_0o		
din1	inb1_int_ret_	_0o_0		
din2	inb1_int_ret_	_0o_1		
din3	inb1_int_ret_	_0o_2		
dout	reg_and_b1_	_reto		
uuu				

Table 116: ECO Rewire Instance Dialog Fields

Field	Description
Pin/Net Connections	Click on a cell in the Net column to connect the pin to a different net.
Force disconnect of all prior nets before rewiring	Causes all existing connections to be disconnected before applying new pin/net connections.
Immediately route after instance insertion	If enabled, the design will be rerouted immediately after the new instance is inserted.

ECO Rewire Net Dialog

The ECO: Rewire Net dialog allows an existing net's pin connections to be adjusted.

C ECO: Rewire	Net - bypass_2		-	×
Enter the new	wiring information for the net, then press Finish.			ξĻ
Net Name: bypa	ass_2			
Instance	Pin		🕂 Ado	d Pin
and_b1	dout		💢 Remo	D:
inb1_int[3]	d		A Kemi	JVE FIN
Immediately	reroute after rewire			
0	<u> </u>	h	Car	ncel

Table 117: ECO Rewire Net Dialog Fields

Field	Description
Add Pin	The Instance Pins table in the dialog lists the pins that the new net will be connected to. Use the Add Pin button to add pins to this table.
Remove Pin	Use the Remove Pin button to remove all currently selected pins from the Instance Pins table.
Immediately reroute after insert	If enabled, the design will be rerouted immediately after the Insert Net dialog is completed.

Chapter - 3: Tasks

While the Concepts (see page 23) section was primarily concerned with which features exist in ACE, this Tasks section is concerned with how users may best utilize the features in ACE.

Running ACE

ACE can be run with full functionality in three different modes:

- GUI Mode (see page 245)
- Command-line Mode (see page 245)
- Batch Mode (see page 246)

A fourth mode, Lab Mode (see page 246), is also available, with reduced functionality.

GUI Mode

To run in GUI mode, invoke the ace executable either with no options or with the -gui option. GUI mode launches the interactive GUI, from which all commands are issued.

```
Starting ACE in GUI Mode, implicit

% ./ace

OF

Starting ACE in GUI Mode, explicit

% ./ace -gui
```

Command-line Mode

To run in command-line mode, invoke the **ace** executable with the **-b** option from a console. Command-line mode takes control of the console and allows the user to interactively enter Tcl commands at a command prompt.

```
Starting ACE in Command-line Mode
% ./ace -b
-- ACE -- Achronix CAD Environment -- Version 5.4 -- Build 84486- -- Date 2015-02-11 19:58
-- (c) Copyright 2006-2015 Achronix Semiconductor Corp. All rights reserved.
-- all messages logged in file /home/username/.achronix/ace_2015_02_13_11_00_11.log, created at
11:00:11 on 02/13/2015
INF0: License ace-v1.0 on server acxlicense (9 of 10 licenses available). Running on docs.
achronix.local (x86_64).
ACE>
```

Batch Mode

To run in batch mode, invoke the ace executable with the -b option and the -script_file option.

```
Starting ACE in Batch Mode
% ./ace -b -script_file path_to_script_file.tcl
```

Lab Mode (Reduced Functionality)

The ACE GUI also supports a reduced functionality mode, intended for use in Lab environments. The primary purpose of this mode is to allow a lighter-weight tool for solely chip programming and debugging. In this mode, a license is not required, but Tcl functionality will be unavailable, and the user is unable to work with their project files, run PnR, view the Floorplanner, configure IP, etc.

When the GUI is in this mode, only the views within the Bitporter Perspective and HW Demo Perspective are usable. The views within the Project Perspective, Floorplanner Perspective, and IP Configuration Perspective will be non-functional, since they require Tcl functionality.

Starting ACE in Lab Mode
% ./ace -lab_mode

Working With Perspectives

Perspectives define the initial set and layout of views in the Workbench window, providing a set of functionality aimed at accomplishing a specific type of task or working with specific types of resources.

Switching Between Perspectives

Each perspective has an associated icon on the main toolbar. Switch between perspectives by clicking the icons on the main toolbar.

It is also possible to see the choices of available choices as a menu, visible at **Window** \rightarrow **Open Perspective**.

Descriptions of the available perspectives are found in the section describing the Perspectives (see page 23) concept.

Resetting Perspectives

Often, when users are altering positions of Editors (see page 25) and Views (see page 74) within a perspective, a user may end up with an arrangement they no longer find appealing. Rather than try to manually move the Views and Editors back to the original positions, it can be much faster and simpler to just reset the perspective.

To restore a perspective to its original layout, select **Window -> Reset Perspective** on the menu bar and click **OK** on the pop-up dialog.

Working with Views and Editors

Views and editors are the main visual entities appearing in the Workbench. In any given perspective there is a single editor area, which can contain multiple editors, and a number of surrounding views providing context.

Opening Views

Perspectives offer pre-defined combinations of views and editors. To open a view not included in the current perspective, select **Window** \rightarrow **Show View** from the main menu bar.

Moving and Docking Views and Editors

To change the location of a view or editor in the current perspective:

1. Without releasing the left mouse button, drag the view or editor by its tab.



- 2. While dragging the tab (or tab stack), as the mouse is moved around the Workbench, the area under the mouse changes to display (sometimes subtle) feedback indicating where the tab (or stack) will dock if the left mouse button is released at the current mouse location. Drag the tab near the left, right, top, or bottom border of another view or editor to see how that view/editor will split its available area with the dragged tab. Drag the tab near the tabs of another tab stack to see where the dragged tab will be inserted/appended in the existing stack. A tab may be dragged outside of the Workbench area to turn it into a detached view (a view shown in its own separate window).
- 3. When the view is in the location desired relative to the view or editor area underneath the mouse, release the left mouse button.

Table 118: View and Editor Tab Docking Feedback

Feedback	Description				
Vertical bar between tabs	Marks the insertion point between other tabs.				
Translucent rectangles overlaid upon existing view/editor	Shows the positioning of the dragged view/editor alongside the pre-existing views/editors already in that docking location.				
Translucent rectangle floating outside the ACE window	Shows the position where the detached (see page 248) view/editor will appear.				
Ø	No changes. This docking location is either identical to the present layout, or is an illegal position. If the left mouse button is released, no change will occur.				

Caution!

There is currently a known bug (*Linux-only*) in the application frameworks underlying ACE that may cause view /editor tab movements to detach (see page 248) instead of docking when the Help Window is open. See the Troubleshooting (see page 509) section for more details, including several workarounds.

Rearranging Tabbed Views and Editors

In addition to dragging and dropping (docking) views/editors inside the Workbench, the order of views/editors can be rearranged within a tabbed stack:

A

- 1. Click on the tab of the view/editor to be moved and drag it to where it is desired. As the tab is dragged across other tabs, a vertical bar insertion cursor appears.
- 2. Release the mouse button when the insertion cursor is in the desired location. The tab is now moved.

Note

A group of stacked views/editors can be moved by starting the drag using the empty space to the right of the tabs.

Detaching Views and Editors

Detached views and editors are shown in a separate window with a smaller trim. These views work like other views and editors, except that they are always shown in front of the Workbench window. To detach views/editors:

- 1. If the Workbench window is maximized, resize it so that it does not fill the entire screen.
- 2. Click and hold (the mouse button down) the tab of the view/editor to be detach.
- 3. Drag the tab (or tab group) outside of the Workbench window and release the mouse button. The tab can also be dragged into the window of a previously detached view/editor to have multiple detached views/editors together.

To restore the view/editor to be shown inside of the Workbench window, drag its tab into the Workbench window.

Tiling Editors

The Workbench allows multiple files to be open in multiple editors. Unlike views, editors cannot be dragged outside the Workbench to create new windows. However, editor sessions can be tiled within the editor area in order to view source files side by side:

- 1. With two or more files open in the editor area, select one of the editor tabs.
- Holding down the left mouse button, drag that editor over the left, right, top or bottom border of the editor area. The mouse pointer changes to a drop cursor, indicating where the editor session is to be moved when the mouse button is released.
- 3. (Optional) Drag the borders of the editor area or each editor, to resize as desired.

Note: This operation is a similar to moving and docking views inside the Workbench, except that all editor sessions must be contained within the editor area.

Maximizing, Minimizing, and Restoring Views and Editors

ACE provides a rich environment consisting of (in its basic form) an Editor Area (containing one or more stacks showing the open editors) surrounded by one or more View Stacks (each containing one or more views). These various parts compete for valuable screen real-estate, and correctly managing the amount of screen given to each can greatly enhance your productivity within ACE.

The two most common mechanisms for managing this issue are 'minimize' (i.e. make it use as little space as possible) and 'maximize' (i.e. give it as much space as possible). ACE provides a couple ways to access these operations:

- 1. Using the minimize and maximize buttons provided on a stack's border
- 2. Double-clicking on an individual tab or the blank area to the right of the tabs

Maximize:

It is desirable at times to focus attention on one particular view/editor to the exclusion of the others. The most popular candidates for this are maximizing the editor area in order to view a report, or maximizing the Floorplanner View (see page 89) to make as much of the display available for floorplanning as possible.

ACE implements the maximize behavior by minimizing all stacks *except* the one being maximized. This allows the maximized stack to completely occupy the window while still allowing access any open views in the perspective by using the icons in their Trim Stack (the area around the edges of the window is called the 'trim').

Editor maximization operates on a complete Editor Area (all Editor Stacks, rather than simply maximizing the particular Editor Stack). This allows for 'compare' workflows which require the ability to see multiple editor files in a split editor area at the same time.

Minimize:

Another way to optimize the use of the screen area is to directly minimize stacks that are of no current interest. Minimizing a stack will cause it to be moved into the trim area at the edges of the workbench window, creating a *Trim Stack*.

Be aware that the first time a stack is minimized, the Trim Stack may end up on any edge of the window. If the user manually moves the Trim Stack to a particular window edge, that same edge will typically be reused when that stack is re-minimized.

View Stacks get minimized into a trim representation that contains the icons for each view in the stack:

🔋 Netlist Browser 🔯 Clock Domains 🛛 🛛 💥 🕖 🗖 🔍 📿 🛷 🖶 🛛 🧏 🍸 🖶 🗖								
Clock Domain Name	Hig	Core	IO	ALUs	BRAMs	CLK_IPI	CLK_O	DSPs
🔯 clka		~		0	0	1	0	0
۲								

Figure 30: Example View Stack before minimization



Figure 31: Example Trim Stack after View Stack is minimized

The minimize behavior for the Editor Area is somewhat different; minimizing the Editor Area results in a trim stack containing only a placeholder icon representing the entire editor area rather than icons for each open editor (since in most cases all the icons would be the same, making them essentially useless).



Figure 33: Example of minimized Editor Area Trim Stack

For workflows needing more than one element visible, (i.e. having the Editor Area *and* a View Stack in the presentation at the same time,) users can still gain additional screen space by minimizing the stacks that aren't of current interest. This will remove them from the main presentation and place them on the outer edge of the workbench window as *Trim Stacks*, allowing more space for the remaining stacks in the window.

There are two ways to end up with a stack in the trim:

- Directly minimizing the stack
- As the result of another stack being maximized

Depending on how the Trim Stack was created, its behavior is different: when un-maximizing (restoring from a maximized state), only those trim stacks that were created (automatically minimized) during the initial maximize will be restored to the main presentation, while stacks that were independently (manually) minimized will stay minimized.

This difference is important in that it allows users fine-grained control over the presentation. While using maximize is a one-click operation, it's an 'all or nothing' paradigm (i.e. no other stack is allowed to share the presentation with a maximized stack). While adequate for most tasks, users may find themselves wanting to have the presentation show more than one stack. In these scenarios users shouldn't maximize; they should instead minimize all the other stacks *except* the ones wanted in the presentation. Once it is set up, users can still subsequently maximize the editor area, but the subsequent un-maximize will only restore the particular stack (s) that were sharing the presentation, not the ones explicitly/manually minimized.

ACE - Achronix CAD Environm		->impl_1 (AC	L6tSC01HI0	1C)				x				
<u>File Edit Actions Window Help</u>												
A \> + B B B Ø Ø Ø B B B B B B A A A A												
🍋 *Projects 🛛 🗖 🗖	🗄 0 🛛 🔖 M 🗖 🗖	Clock/Re	set Repor	x 🛙	Utilization Repor	" <mark>1</mark>						
	Project: quickstart Implementation: impl_1	Clock S			ry of each clock domain's e	offective ter	act	*				
▲ Sequence of the sequence	Design Preparation	period, p	hase, and t	arget free	quency. Clock constraints t nlighted in the table below.			=				
Constraints	Advanced Design Prepar	Clock	Period	Phase	Target Frequency (MHz)							
Section 12	Place and Route	clka	3000.00ps		333.3	-						
	Timing Analysis											
🔺 🔲 🔁 Prepare 🔺	Bitstream Generation											
Run Prepare 🗸 🔍 🖉	FPGA Download	Clock R	elation	ships								
📄 🛕 Generate Pre-					clock relationships for eac							
a 🔲 🥹 Place and Route 😑					l clock domains (if any). En e frequency ratio of the clo							
🔲 🎺 Run Place		column										
📃 🛕 Run Post-Pla	📃 Tcl Console 🔀					>	8					
🔲 ✔ Run Route	Routing complete											
🔽 🛕 Run Post-Roi	Restore impl completed.											
a 🔲 🕄 Design Completi	Transmitting placement visua Completed transmitting place			a								
Post-Process	Transmitting routing visuali	ization data.										
🔲 🛕 Run Final DR	Completed transmitting routi	ing visualiza	tion data					-				
Run Sian-off								•				
	□◆					132M o	f 352M					

Figure 34: Example default presentation of the Projects Perspective

O AC	:E - A	chronix	CAD Enviro	onment	- Version HS1.1 - quickstart->impl_1 (AC16tSC01HI01C)	• x					
<u>F</u> ile	<u>E</u> dit	<u>A</u> ctio	ns <u>W</u> indo	w <u>H</u> el	p						
	 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2										
è											
	This section shows a summary of each clock domain's effective target period, phase, and target frequency. Clock constraints that were not										
8		specified	d by the use	r are high	lighted in the table below.						
. 90		Clock	Period	Phase	Target Frequency (MHz)						
		clka	3000.00ps	0	333.3						
8											
0						=					
	Clo	ock R	elations	ships							
					clock relationships for each clock group, followed by a list of unrelated clock domains (if any). Entries in th ate the frequency ratio of the clock row / clock column.	e					
		CIOCK TCI	auonamp tai		are the nequency faile of the clock fow r clock column.						
	Unr	elated	clocks								
		Unrela	ted Clock								
		clka									
						_					
				•	4						
	EII	ectiv	e Clock	Cons		-					
					□ [◆] 118M of 3	52M 📋					

Figure 35: Example of the Projects Perspective with the Editor Area maximized

Working with Projects and Implementations

Creating Projects

To create a new project in the workspace:

- 1. Click on the **Create Project** toolbar button (1) in the Projects view.
- 2. In the Create Project dialog, type in or browse to the location of the new project directory. **Note:** *Directories in the path that do not exist are created.*
- 3. Type in the new project name and click Finish .

After clicking **Finish**, the new project now appears in the Projects view. The new project contains a default implementation named impl_1, which is set as the new active implementation. A project file is also created and saved in the new project directory.

Saving Projects

Some project operations cause changes to a project to be saved to the project file automatically, while others change project data without saving. Each Project with unsaved changes is marked in the GUI with an asterisk on the lower left corner of its project icon (). If any project in the workspace has unsaved changes, the Projects view title is also marked with an asterisk.




To save the changes to a project:

- 1. Select the project in the Projects view.
- 2. Either press CTRL+S on the keyboard, select the File -> Save (🔛) toolbar button on the main toolbar, or select the File -> Save menu option.

To save a project to a different file:

- 1. Select the project in the Projects view.
- 2. Select the File -> Save As... menu option.
- 3. Browse to a new file location
- 4. Enter a project name and click **Save**.

When exiting, ACE prompts to save changes to any projects with unsaved changes.



ug001_c08_14_012108

Loading Projects

By default, when the ACE GUI starts, it attempts to automatically re-load all projects which were open in the prior ACE GUI session.

Caution!

Be aware that any projects which are still locked by another ACE session will not be automatically re-loaded, nor will any related error be reported. Additionally, project files from the prior session which are no longer found in the file system will not be loaded, nor will any related errors be reported.

Loading a Project Using the GUI

To load existing Projects (see page 213) into the workspace:

- 1. Click on the Load Project toolbar button (🐸) in the Projects View (see page 144).
- 2. In the Load Project Dialog (see page 178), **Browse** to the location of the project directory. Or, if the project has been opened by ACE previously, find the previously opened .acxprj project file in the list of choices in the drop-down combo box within the dialog.
- 3. Select the project file and click Open.

After clicking **Open**, the load_project (see page 478) Tcl command is issued and the project now appears in the Projects view. This project is restored from its previous state, and its last implementation is set as the new active implementation. Any place-and-route data for the active implementation is not loaded by default. See Restoring Implementations (see page 260) for details on loading a prior place-and-route state.

Default Implementation Options Change Over Time

The default Implementation Options (see page) for ACE change over time as new optimizations become available and existing optimizations are refined. When a user loads a project from an earlier version of ACE, the user is shown a "Project Version Mismatch" popup dialog offering to reset all Implementation Options of all implementations to the latest default values.

If the user is hesitant to risk losing old optimizations saved in implementation options, they may say no to the offered reset. If the user still wants to see how the new default implementation options could affect their design, they may simply create a new implementation for their project. The new implementation will contain all the new default values for implementation options, but will contain no place-and-route data. Be aware that since no constraint files from the project are enabled by default in a new implementation, the user will need to choose which constraint files to enable for the new implementation before running the flow.

Loading a Project Using Tcl

The Tcl commands load_project (see page 478) and restore_project (see page 488) may be used to open projects (and potentially also the project's most recent implementation) in ACE:

- The load_project command is simple, and will only open the specified project for later use, without loading any additional place-and-route state of an implementation.
- The restore_project command is capable of much more and by default, attempts to load the most recent . acxdb file (potentially containing place-and-route data) for the most recent implementation in the specified project.

Project Locking and Lock Files

Project locks protect users from data corruption

ACE uses project locks and lock files to protect user data. Do not attempt to bypass ("-force") the project locks or lock files.

Achronix does not support running multiple ACE sessions on the same project (directory) simultaneously. Having a single project open in multiple ACE sessions is known to cause problems.

Every project opened by ACE is locked by that ACE session for as long as the project is open. Locking is primarily used to prevent file corruption, which could occur if multiple ACE sessions attempt to operate within the same project simultaneously. If another ACE session attempts to open a project while the project is still locked, ACE reports an error in the Tcl Console. The error message will mention the username and hostname of the session which created the project lock, allowing users to coordinate sequential (not simultaneous!) project access.

Example error message for locked project

```
cmd> load_project "~/output/quickstart/quickstart.acxprj" -activeimpl "impl_1"
Project: "~/output/quickstart/quickstart.acxprj" is locked by another ACE session and cannot be
loaded. This project is locked by user: TestUser1 on host: TestStation1. [...]
```

Instead of forcing project lock overrides or deleting lock files, users needing simultaneous access to a design should consult their Achronix FAE. Some potential options include Using Incremental Compilation (Partitions) (see page 343), or using version control tools to store the project.

Caution!

 \wedge

While possible to keep multiple copies of the same project in separate project directories, this method is extremely difficult to coordinate, and is thus not recommended by Achronix.

In the unlikely occurrence of an ACE crash, a project may mistakenly remain locked after ACE has closed. Because the project is still locked, subsequent attempts to load the project will fail with an error message similar to the one above. To recover from such situations, see "Unable to Load Project: Project is Locked (see page 511)" under Troubleshooting (see page 509).

Removing Projects

To remove a project from the workspace:

- 1. Select a project in the Projects view.
- 2. Click on the **Remove** toolbar button (**X**) in the Projects view.

After clicking **Remove**, the project no longer appears in the Projects view. The project files are not deleted from the file system during this operation, and it is the user's responsibility to clean up unwanted files on disk. The project is left untouched on disk so that the project may be loaded again later if desired.

Opening Project Files in an Editor

To open a project file in the editor area, double-click on the project in the Projects view. The project file now appears in a text editor in the editor area. Editing a project file in the workspace does not affect the project unless the project is removed and then re-loaded from the changed project file.

Adding Source Files

To add source netlist and constraint files to a project in the workspace:

- 1. Select the Project (see page 213) in the Projects View (see page 144) to which the source files will be added.
- Click on the Add Source Files toolbar button () in the Projects view.
- 3. In the Add Source Files Dialog (see page 167), browse to the location of the source files.
- 4. Select the desired file in the dialog, and press Open.

A Caution!

By default, ACE loads source files in the same order they were added to the project. If ACE is loading files in an incorrect order, drag and drop them into the desired order within the project's Netlists and/or Constraints nodes in the Projects View (see page 144).

After pressing **Open**, the source files appear in the appropriate netlist or constraints folder under the selected project in the Projects view. The source files are not actually loaded into the design until the **Run Prepare** flow step is run (or run_prepare is called). Adding a source file to a project simply creates a link to the file so that it may be loaded during flow execution.


See also: add_project_netlist (see page 445), add_project_constraints (see page 444), add_project_ip (see page 444), Removing Source Files (see page 258), enable_project_constraints (see page 458), disable_project_constraints. (see page 453)

Source File Load Order

Note

Source file load order is shared by all Implementations (see page 213) within a given Project (see page 213). Enablement of constraint files (choosing which constraint files are actually loaded) is allowed to differ in each implementation and is managed by the checkboxes in the Options View (see page 127).

To assist the user's understanding of the load order of the source files, the netlist and constraint files are listed in the Projects View (see page 144) in the same order in which they will be loaded (the constraint files are additionally listed in order within the Options View (see page 127)).



By default, ACE loads source files in the same order they were added to the Project. Frequently, the order in which source files are loaded is important. For example, the creation of a clock may happen in source file create_clocks.sdc, while operations upon that created clock may happen in source file alternate_clocks.sdc. To avoid errors, the user should first add create_clocks.sdc to the project as a source file, then add alternate_clocks.sdc as a source file. If the user tries to add all the files to the project in a single operation, the results are platform dependent, but often the operating system will "helpfully" sort the bulk-added files alphabetically behind the scenes, which causes ACE to add them to the project in a potentially incorrect order (and thus later try loading them in that same incorrect order).

When the displayed source file load order is incorrect, users have a few ways to alter the load order.

- Changing the order of existing netlist source files and constraint source files can be done quickly using mouse drag-and-drop operations in the Projects View (see page 144) (or by using Tcl commands created explicitly for this purpose). Users should expand the tree to show all the netlist and/or constraint files, then drag-and-drop the files to re-order them within the appropriate Project View node until they achieve the desired order. The next time the user Runs the Flow (see page 261), the constraint files will be loaded in the chosen order. See also: get_project_netlist_files (see page 472), move_project_netlists (see page 479), get_project_constraint_files (see page 471), move_project_constraints (see page 478).
- A more tedious way to alter the order (but possibly the easiest way to script) is by removing all the constraint source files from the project (see Removing Source Files (see page 258), remove_project_netlist (see page 480),

remove_project_constraints (see page 480), remove_project_ip (see page 480)) and adding them to the project again, one at a time, in the desired order (see add_project_netlist (see page 445), add_project_constraints (see page 444), add_project_ip (see page 444)).

Enabling/Disabling Constraint Files for Implementations

Implementations (see page 213) are allowed to individually enable and disable the loading of constraint files within their owning Project (see page 213). This selective loading is managed through the Options View (see page 127), under the **Design Preparation** category of Implementation Options. Simply uncheck the checkbox next to the constraint files which should not be loaded for the implementation. See also: disable_project_constraints (see page 453), enable_project_constraints (see page 458).

Constraint files which are disabled (unchecked) for the current Active Project and Implementation (see page 217) are displayed in grey (instead of black) within the Projects View (see page 144).

🍋 Projects 🕱 🗖 🗖	🗄 Options 🔀 🔖 Multip	rocess 🗖 🗖	3		
	Project: quicksta Implementation: impl_2B	art_lin7_hs	*		
Constraints	🝷 Design Preparation	n			
quickstart.pdc	Target Device	AC16tSC01HI02B			
quickstart.sdc	Package	CORE			
	Speed Grade	C2 🔽			
▷ () impl_1C ▷ () impl_2B	Core Voltage	0.80	1		
▶ 🛄 impl_eval1	Junction Temperature	-40 🔽			
impl_eval2	Flow Mode	Evaluation			
▶ I impl_eval3 ▶ I uickstart pri main	Incremental Compile				
	Enable Increment	tal Compile			
	Incremental Compile	Mode Smart 🔽			
	Export All Partition:	s			
	🖌 Auto-Select Top Mo	dule			
	Constraint Files				
♣ Flow 🕴 🕨 🕨 🗖 🗖	quickstart.pdc				
Prepare A Run Branner	quickstart.sdc				
Run Prepare A Run Estimated Timing Analysis					
A Generate Pre-Placed Simulation Netlist					
	Advanced Design P	reparation			

Removing Source Files

To remove a source file from a Project (see page 213) in the workspace:

- 1. Select a source file in the Projects View (see page 144).
- 2. Click on the **Remove** toolbar button (🗱) in the Projects view.

Or:

- 1. Right-click the source file in the Projects View.
- Choose Remove (X) in the popup context menu.

After clicking **Remove**, the source file no longer appears in the Projects view. Source files are not deleted from the file system during this operation, and it is the user's responsibility to clean up unwanted files on disk. The source file is left on disk so that it may be loaded again later if desired.

See also: remove_project_netlist (see page 480), remove_project_constraints (see page 480), remove_project_ip (see page 480), Adding Source Files (see page 256)

Disabling Constraint Files

It is often not necessary to completely remove constraint files from a project. Instead, constraint files can be individually disabled for any Implementations (see page 213) within a project.

- Select/activate an implementation within the Projects View. The Options View (see page 127) will be updated to show the implementation options for that implementation. At the bottom of the **Design Preparation** implementation options category, there's a list displayed of the Constraint Files for the project
- 2. In the Options View, expand the **Design Preparation** implementation options category. At the bottom of the category, there's a list displayed of the Constraint Files in the project.
- 3. Deselect (uncheck) the checkbox(es) of constraint files which should not be loaded for the implementation.

See also: disable_project_constraints (see page 453), enable_project_constraints (see page 458)

Opening Source Files in an Editor

To open a source file in the editor area, double-click on the source file in the Projects view. The source file now appears in a text editor in the editor area. Editing a source file in the workspace does not affect the results of the flow unless the flow is re-run on the affected project implementations.

Creating Implementations

To create a new implementation (see page 213) in a project (see page 213) in the workspace:

- 1. Select a project in the Projects view (see page 144).
- 2. Click on the Create Implementation toolbar button (🎬) in the Projects view.
- 3. In the Create Implementation dialog (see page 173), type in the name of the new implementation and click Finish

After clicking **Finish**, the new implementation now appears under the selected project in the Projects view. The new implementation is set to be the active implementation (see page 217) and contains default values for all implementation options (see page). A new implementation directory structure is also created under the project directory if it does not already exist.

Saving Implementations

To save the state of the database (options, netlist, constraints, placement, and routing data) for an implementation in a project in the workspace:

- 1. Activate an implementation in the Projects View.
- 2. Run the flow (at least through Run Prepare)

- 3. Optionally edit placement or routing information
- 4. Click on the Save Implementation toolbar button (🗓) in the Projects view.
- 5. In the Save Implementation Dialog (see page 182), type in the file path to the Acxdb Archive File to save the implementation's data to and click **Finish**.

After clicking **Finish**, the state of the database (options, netlist, constraints, placement, and routing data) for the implementation will be stored in the Acxdb Archive file, which can be restored again later.

See also: Restoring Implementations (see page 260), save_impl, restore_impl

Some Flow Steps Automatically Save the Implementation State

A subset of the Flow Steps (see page 218) will automatically save the current state in Acxdb files. These files will be called <implementation_name>_prepared.acxdb, <implementation_name>_placed.acxdb, and <implementation_name>_routed.acxdb (created at the end of the Run Prepare, Run Place, and Run Route flow steps, respectively).

Restoring Implementations

To restore the state of the database (options, netlist, constraints, placement, and routing data) for an implementation in a project in the workspace:

- 1. Activate an implementation in the Projects View.
- 2. Click on the **Restore Implementation** toolbar button (I) in the Projects view.
- 3. In the Restore Implementation Dialog (see page 181), type in the file path to the Acxdb Archive File to restore the implementation's data from and click **Finish**.

After clicking **Finish**, the state of the database (options, netlist, constraints, placement, and routing data) for the implementation will be restored from the Acxdb Archive file.

In the Run Prepare, Run Place, and Run Route flow steps automatically save checkpoint Acxdb files (by default) that may be restored later.

See also: restore_impl (see page 487), save_impl (see page 497)

Copying Implementations

To create a new implementation (see page 213) that is a copy of an existing implementation,

- 1. In the Projects View (see page 144), select (activate (see page 217)) the implementation to be copied
- 2. Select the **Create Implementation** () toolbar button in the Projects View
- 3. In the pop-up Create Implementation dialog (see page 173),
 - a. type in the name of the new implementation
 - b. check the Copy Option Values from Active Implementation checkbox
 - c. select the Finish button

After clicking **Finish**, the new implementation now appears under the selected project in the Projects view. The new implementation is set to be the active implementation (see page 217) and contains implementation options (see page

) values copied from the source implementation. A new implementation directory structure is also created under the project directory if it does not already exist.

Setting the Active Implementation

To change the active implementation (see page 217) in the GUI, do one of the following:

- Single-click on an implementation in the Projects view, activating the selected implementation.
- Single-click on a project in the Projects view, activating the selected project's first implementation.

Changing the active implementation causes the flow status to be cleared and changes the target for all flow operations to the new active implementation.

Removing Implementations

To remove an implementation from a project in the workspace:

- 1. Select an implementation in the Projects view.
- 2. Click on the **Delete** toolbar button (**X**) in the Projects view.

After clicking **Delete**, the implementation no longer appears in the Projects view. Removing an implementation from a project causes all settings for the implementation to be deleted from the project file once the project is saved.

Configuring Implementation Options

To configure implementation (see page 213) options in the workspace:

- 1. Select an implementation in the Projects view (see page 144), changing the active implementation to the selection.
- 2. In the Options view (see page 127), use the controls to configure the available implementation options for the active implementation.

After changing implementation options in the Options view (see page 127), the flow status (see page 222) is cleared. A change to an implementation option requires the flow (see page 217) to be re-run for that implementation in order for the changes to affect the results of the flow. The changes to the implementation options are not saved until the affected project is saved.

Opening Output Files in an Editor

To open an output file in the editor area, double-click on the output file in the Projects view. The output file now appears in a text editor in the editor area.

Note: Editing an output file is not recommended.

Opening Report Files in an Editor

To open a report file in the editor area, double-click on the report file in the Projects view. The report file now appears in a web browser in the editor area.

Note: Editing a report file is not recommended.

Running the Flow

A flow can only be run on the current Active Implementation (see page 217). If no active implementation is set in the Projects View (see page 144), then the Flow Steps (see page 218) in the Flow View (see page 97) are disabled. Some

ACE User Guide (UG070)

flow steps are optional while others are required. Optional flow steps may be enabled or disabled in the Flow view by checking or un-checking the checkbox to the left of each flow step label.

Running the Entire Flow

To run the current Active Project and Implementation (see page 217) through the entire flow (sequentially run each of the Flow Steps (see page 218) in order):

- 1. Enable the desired optional flow steps (and disable the unwanted optional flow steps) by clicking the checkboxes next to the flow steps. Required flow steps cannot be disabled.
- 2. Choose the **Run Flow** (▶) or **Re-Run Flow** action in the Flow View (see page 97), either as a toolbar button or context menu choice.
- 3. (Optionally) Stop the flow from continuing to the next flow step at any time by clicking the **Stop Flow** toolbar button (

Disabled flow steps are skipped (not executed) during this operation.

As each individual flow step is run, its Flow Status (see page 222) changes from incomplete, to running, to either error or complete. If an error occurs during the execution of a flow step, the flow is stopped, and no further steps are attempted.

See also: run (see page 489), enable_flow_step (see page 458), disable_flow_step (see page 453)

Special note regarding the Flow and Incremental Compilation

When Incremental Compilation is enabled, it may sometimes be necessary to recompile all the partitions. This can be done by managing the individual partitions using the Partitions View (see page 137), but an easier way

to trigger this is to select the Flow View's context menu choice Re-Run Flow with "-ic init". This will re-initialize the state of all partitions before starting the full flow.

See Using Incremental Compilation (Partitions) (see page 343) for more details. See also: run -ic init (see page 489)

Special note regarding Evaluation Flow Mode

When the Flow Mode implementation option is set to the value Evaluation, the flow steps under Design Completion and FPGA Programming will not be executed. See Flow Mode (see page 222) for more details.

Running a Sub-Flow

When using the Flow View (see page 97), there are several ways to run a subset of the available Flow Steps (see page 218) on the Active Project and Implementation (see page 217).

It is possible to run individual flow steps one-at-a-time, to run all required flow steps up to a specified step (stopping when the specified step is completed), and to resume running a partial flow to flow completion.

As each flow step is run, its Flow Status (see page 222) (as displayed in the Flow View) visibly changes from incomplete, to running, to either complete or error. If an error occurs during the execution of a flow step, the flow stops running any further steps. Disabled Flow steps are not executed during these operations.

Run an Individual Flow Step

Simply right-click the chosen flow step, and select the **Run Selected Flow Step** context menu item. Alternately, a **double-click** on the chosen flow step will do the same thing.

If any prerequisite required flow steps have not yet been executed, they will be run in standard order prior to the chosen step. Any preceding optional steps are not run, even if they are enabled.

After any prerequisite required steps are complete, then the chosen flow step will be executed.

Note that this will run the selected step even if that step is optional and not currently enabled (its checkbox is unchecked).

Prior optional flow steps are ignored!

Note that the **Run Selected Flow Step** action executes not only the selected step, but also any preceding required steps. Again, only the preceding *required* flow steps will be run, not any preceding optional steps, even if they've been selected (had their checkboxes checked).

See also: run -step <id> (see page 489)

Run Remaining Enabled Flow Steps (Resume Flow)

When the flow has been stopped before completion, or when a partial flow state has been loaded (see page 254) from a saved .acxdb file, ACE can continue the flow if the **Resume Flow** (**I**) action is chosen. This will cause ACE to start running at the first enabled flow step which follows the latest successfully completed flow step.

- 1. Ensure the desired optional steps are enabled (checked) in the Flow View.
- 2. Choose the **Resume Flow** (III) action from the view's toolbar, or from the right-click context menu.

If the current flow mode is set to **Evaluation**, the flow will stop after the **Place and Route** category completes. See Flow Mode (see page 222) for details.

See also: run -resume (see page 489), enable_flow_step (see page 458), disable_flow_step (see page 453)

Stopping the Flow

 \mathbf{A}

At any time while a flow step is running, it is possible to ask ACE to stop running the flow with the Flow View's **Stop Flow** (**I**) action.

Some flow steps may respond by stopping immediately, while others will need to perform some additional work before exiting the flow step. In both cases, the Flow Status (see page 222) of that step will typically be changed to the Error status (X) to indicate that the flow step did not complete successfully.

It is frequently the case that when the flow is interrupted in this manner, the Tcl Console will show many logged error messages for the interrupted flow step. Typically the user will then be able to **Resume Flow** (**I**) or **Run Selected Flow Step** and ACE will resume normal work from the last successfully completed flow step.

Running Multiple Flows in Parallel

Normally, ACE only allows a single project (see page 213)'s implementation (see page 213) to be run through the flow (see page 217) at a time. Using the Multiprocess View (see page 116), ACE allows users to run multiple implementations *within a single project* through the flow in parallel, via a configurable number of parallel processes. Executing multiple implementations in this manner allows ACE to provide a Multiprocess Summary Report (see page 225) of the resulting frequencies, permitting the user to make QOR performance comparisons between implementations utilizing different starting clock constraints, placement constraints, and potential optimizations.

Finding the Multiprocess View

To make use of the Multiprocess View, (which is hidden by default,) the view must first be made visible. To show the Multiprocess View, select the Projects Perspective (see page 23) (🖹). Then, in the Flow View (see page 97), select the **Show Multiprocess View** () button. This will cause the Multiprocess view to be displayed, and will also hide /minimize the ACE Editor Area (where reports are displayed) to allow sufficient screen area for the Multiprocess view. (The next time an ACE report is generated/opened, the ACE Editor Area will again become visible.)

Alternately, the Multiprocess view may be displayed without side-effects from within any perspective by selecting **Window** \rightarrow **Show View** \rightarrow **Other...** \rightarrow **Achronix** \rightarrow **Multiprocess**.

Configuring the Execution Queues

Within the Multiprocess view, the "Execution Queue Management (see page)" section allows the user to configure the desired number of parallel processes used to consume the queue of selected implementations. Simply set the value of **Parallel Job Count** to the desired number of parallel processes. Using the minimum value of **1** will cause all queued implementations to be executed sequentially, one after another.

ACE may be configured to execute the parallel processes in the background on the host workstation running the ACE GUI, or ACE may submit each implementation as an independent executable job to an external cloud/grid/batch job submission system. Detailed configuration of the external job submission command is handled on the Multiprocess: Configure Custom Job Submission Tool Preference Page (see page 204).

License Management Considerations with Multiprocess

Warning

Each parallel ACE process needs its own ACE software license. When running using the Multiprocess View in the ACE GUI, if the user wishes to run *N* parallel execution queues, then the user will need *N*+1 ACE licenses (the extra license is for the GUI itself, as it is managing all the queues running in the background). Users should talk to their Achronix FAE to ensure their site has enough licenses to enable running with Multiprocess functionality.

The following is a common best practice when determining the needed ACE license counts to support multiprocess runs at customer sites, as well as choosing the best value of **Parallel Job Count** based upon the available license count.

- Start with the number of ACE users (U).
- Determine the maximum number (*P*) of parallel job execution hosts available to the job submission system. Alternately, if job execution hosts are each allowed to run more than one job at a time, determine the maximum number (*P*) of ACE multiprocess jobs the system could theoretically handle in parallel, which is usually determined by ACE memory requirements.

Note

Remain aware that ACE memory requirements vary widely based upon design size/complexity, target device, and other factors. Remember that ACE logs its peak memory consumption at the completion of every flow step – this peak memory value is a useful guideline when determining expected multiprocess memory consumption.

At customer sites trying to minimize their license usage, or where users must share the available execution hosts equally, the minimum number of ACE licenses (L_{min}) required would then be $L_{min} = U + P$. Each user is then allowed to consume up to L_{user} licenses during their multiprocess sessions, where $L_{user} = 1 + (P \div U)$.

At customer sites wanting to maximize job throughput, where individual users may be allowed to completely saturate the execution hosts, the maximum number of ACE licenses (L_{max}) required would then be $L_{max} = U + (P \times U)$. Each user is then allowed to consume up to L_{user} licenses during their multiprocess sessions, where $L_{user} = 1 + (P \times U)$.

Each user must then set their **Parallel Job Count** to their personal value of L_{user} - 1 (one license is reserved for the ACE session coordinating Multiprocess), which should then ensure that no multiprocess jobs will run out of licenses.

Important Considerations When Using Background Execution on the Local Host Workstation

Be aware that if the configured number of parallel processes is too high, total execution time will actually take longer than it would at lower values. The constraints are available memory and available processor cores, as well as the load from other processes running on the host workstation.

When choosing how many parallel background implementations to allow, it is very important that users ensure they don't exhaust the physical memory (RAM) available on the executing workstation, otherwise flow execution times will quickly increase (due to the OS swapping memory pages to disk). Don't forget to take into account any other users on the same workstation, as well as the memory currently in use by the already-running ACE GUI and associated back-end acx process.

Each additional background ACE process will take multiple Gigabytes (GB) of memory - the exact amount will vary depending upon the size of the design and the size of the target Achronix device. (Smaller designs and smaller devices will, of course, take less memory.) A guesstimate for large designs on a very large FPGA device is around 16GB of memory used for each background process. Again, this is a guesstimate – designs nearing 100% device utilization may require more memory.

Be aware that with modern multi-core hyper-threading workstations, memory limits are usually going to be the reason to constrain the parallel process count. It is not unusual to find workstations capable of running 8 simultaneous threads while only having 32GB of RAM. While on this example workstation, if the ACE user is running the flow on a very large FPGA design (where our guesstimate was around 16GB per background process), the most efficient parallel process count would likely be **1** or **2**; it would depend upon the Operating System, how much memory ACE and other currently-running processes were already using, and whether the user planned to continue using the workstation interactively while the background processes were executing. Since multiple iterations through the flow are likely, it may be worth the user's time to track the total multiprocess duration at multiple parallel process counts, so as they continue working in the future, they can use the most efficient settings for that workstation.

In the majority of cases, the parallel process count should *at most* be the *lesser* of the following two values (remaining aware that lower values may be even faster):

• processor constraint: 1 + T

where

T = the total number of simultaneous threads supported by the workstation,

 $T = (P^* (C^* H))$, where

P = the total number of processors in the workstation

C = the number of physical cores per processor

H = 2 if the cores are hyper-threaded, 1 if not

• memory constraint: A / D

where

D = amount of memory needed by the design, as reported in ACE log files (or the Tcl Console) during a prior flow execution

A = the total available (unused) RAM memory,

A = R - (O + G + B + U), where

R = total RAM installed in the workstation

O = amount of memory required by the Operating System

G = amount of memory required by the currently-running ACE GUI

B = amount of memory required by the currently-running ACE backend process (named acx or acx.exe in process lists)

U = amount of memory required by all other user processes expected to execute while the background processes are running

Continuing the example of the 8 thread 32GB workstation: If the workstation is running Linux, estimate the OS requires 0.5GB, the ACE GUI process requires 1GB, the GUI's backend process (acx) requires 3GB, and no other user processes are running; the available memory A = (32GB - (0.5GB + 1GB + 3GB + 0GB) =)27.5GB. If the log files of a

ACE User Guide (UG070)

prior run report the user's design requiring a peak memory usage of 7GB, then the memory constraint value is (27.5GB / 7GB =) about 3.9. The processor constraint would be (8 threads + 1 =) 9. The lesser of the two values is the 3.9 for the memory constraint. So following the guidelines, the ideal parallel process count would be between **3** and **4**. To completely balance the two constraints for the design, the example user would need 7GB * 9 threads = 63GB of available memory before they could expect optimal performance running 9 parallel processes.

Tip: ACE Memory Utilization

ACE logs the amount of memory (RAM) used by the backend as a design proceeds through the flow. This number is reported at the end of every flow step (see page 218) in the log files and (when the GUI is running the flow in single process mode) in the Tcl Console. It is also possible to directly query ACE at any time to find out the peak backend memory usage in KB with the Tcl command get_ace_peak_memory_usage . These features should allow the user to make an educated decision as to how much memory each parallel background process will require for their design, and thus how many processes may be executed in parallel within the current memory constraints.

Example from log

O

Flow step "report_timing_final" completed in 1 seconds. Peak memory usage is 4917 MB.

Example from Tcl Console View query showing peak memory use in KB

cmd> get_ace_peak_memory_usage
5035008

Configuring ACE to Use an External Job Submission System

Due to the wide variety of grid, batch, queue and cloud job submission systems available, it is not possible for ACE to support each individual product specifically. Instead ACE Multiprocess can be configured to interface with whatever job submission system is available at the user's site.

Minimum Requirements

Currently, the following are required for the minimum functionality:

- The name of the job submission executable or script (providing a full directory path to the executable or script is recommended, though it may not be necessary in some PATH configurations).
- The job must be submitted in synchronous/blocking mode (the job submission process must not complete until the ACE child process/job has completed execution). ACE itself currently has no support for the tracking of job status through periodic queries as would be necessary with asynchronous/non-blocking jobs.

Warning!

A non-blocking/asynchronous job submission system currently risks data corruption, because ACE can no longer guarantee it knows when the job is complete, so ACE cannot properly manage data locking states across the simultaneously executing implementations.

- A exit code of zero from the job submission process indicates success.
- A non-zero exit code from the job submission process indicates failure. The Multiprocess system simply reports success/failure based upon the exit code value.

Presently, if the job system at the user site is not already a synchronous/blocking system, then it will be necessary for the user to write their own script or executable which approximates synchronous/blocking functionality. In theory, this should be possible by submitting the job, capturing the unique identifier for that job, looping while querying the job status (using the previously captured job's unique identifier) from the job system until completion is indicated, capturing the job's exit code, and then returning the appropriate exit code (to ACE) indicating the job's success/failure status.

After the job submission request completes, and after any network files have been written, the ACE Multiprocess GUI reads the output files from the submitted job, gathering the information needed for the Multiprocess Summary Report. The read of the result files only happens once per job.

If the user's job submission process finishes before the submitted ACE job is complete (as would happen with a nonblocking job submission system), the ACE implementation's output files will be either missing or incomplete when queried, and the Multiprocess Summary Report will show that no results were found for that ACE job.

Optional Improvements

When external job submission systems are properly configured, the following features are also available within ACE Multiprocess:

- Support for killing or cancelling submitted jobs
- Assignment of the job working directory
- Assignment of a job name
- Streaming real-time log output for each Job

Killing or cancelling already-submitted jobs

For simplicity, the ACE Multiprocess system only manages the job through the (blocking) job submission process. The Multiprocess system currently does not track job identifiers or any special job status logged by the job submission process itself. When ACE needs to cancel or kill the job, it essentially sends a 'kill' (technically a 'SIGINT') to the (blocking) job submission process. It is expected that this will also kill/cancel the underlying ACE job. If this does not actually kill the underlying ACE job (or remove it from the appropriate job queue, etc.), then it becomes the responsibility of the ACE user to manually kill the job on their job submission tool.

Job Working Directory

In some cases it may be necessary to specify the working directory of the ACE job as a command-line argument to the job submission process. While ACE jobs lacking an explicit working directory assignment are known to run without errors in most situations, some job submission systems may require the explicit assignment of a working directory. The working directory specified by ACE for a job will change for each implementation, and will typically be the implementation directory itself.

Job Name

It is extremely convenient for ACE Multiprocess to have a way to pass in the job name as a command-line argument to the job submission process.

The job name does not aid ACE directly, but is intended to assist external users of the job submission system in tracking job status, job lifetime, queue management, etc. through other (non-ACE) tools.

The job name is currently made unique by concatenating the following information, with variables in italics replaced by their logical values:

ACE_Multiprocess_username_projectname_implementationname

Additionally, special characters found in the variable's values will be replaced by the '_' underscore character.

Streaming Real-Time Job Log Output

ACE logs all of its normal output in a log file, which gets post-processed after job completion to verify how far ACE went through the flow, and to harvest the reported timing information for inclusion in the Multiprocess Summary Report. However, properly configuring the following can help the user track the progress of the ACE jobs as they're running.

If the job submission process redirects or pipes the standard output and standard error streams from the underlying ACE job, so that the job submission process re-transmits that same data on its own standard output and standard error streams, then ACE may be able to show the streamed job output during the Multiprocess run.

If the underlying ACE job's standard output and standard error streams are redirected to a file, preferably through usermanaged command-line options for the job submission process itself, then ACE may be able to show the streamed job output from the file during the Multiprocess run.

Note

Oue to various concerns such as network file write caching and the occasional complexity of shell redirection in spawned processes, this job submission log file option may be difficult to get working properly.

Configuring ACE

The external job submissions are performed via a user-configurable command-line executable. The configuration is managed through the Multiprocess: Configure Custom Job Submission Tool Preference Page (see page 204), reached by following the **(configured in Preferences)** hyperlink in the Multiprocess View. As a potentially useful example, by default ACE is configured to use GridEngine through the qsub command. (When using a system other than the GridEngine, users will need to clear all fields on that preference page and provide the values which are appropriate for their own system.) For the configuration to work, the job submission command must be in the path (or have its path fully specified), and the ACE executable must be reachable from the job system's execution hosts.

ACE is able to optionally provide some values to the job submission system if the related argument fields are populated. These optional values ACE may provide are:

- The working directory for the ACE Multiprocess job.
- The job name.
- The path and filename to be used by the job submission log file

It is extremely likely that additional command-line arguments will be required by the job submission executable for it to meet ACE's minimum requirements. Additional arguments are also typically needed to assign execution queues, memory limits, etc. These additional arguments (and any argument values) should be specified on the preference page as well.

Caution!

 \wedge

Command-line arguments must not be specified in the **Job Submission Executable** field. Attempts to do so will fail.

Debugging Job Submission System Configurations:

If the job submission system is properly configured on the host machine, (meaning the user is able to successfully execute non-ACE tasks using the job submission executable from the command-line,) and ACE is still unable to successfully submit jobs to the system, please contact Achronix technical support.

WARNING: Potential for File Corruption

Attempting to manually run the logged command on the command-line (without the Multiprocess View's additional automated safety locks in place) may cause ACE datafile corruption.

While ACE does provide the complete attempted job submission command in the "Multiprocess Run Logs" section of the Multiprocess view, **DO NOT** copy the text of the attempted command and manually attempt execution from the command-line. A large number of assumptions are made (including bypassing the normal project-level and implementation-level safety checks which prohibit file corruption) when ACE is executed using the provided command options and Tcl batch script – these assumptions are violated during manual execution attempts.

Network File System Latency Concerns

When dealing with external job submission systems, network drive latency becomes a concern. The ACE multiprocess system waits for each external process to complete before it harvests the timing information for that implementation. To avoid potential hangs (where the multiprocess system mistakenly waits forever for a file to appear, or for a file to be completely written), there's a configurable timeout setting, which is by default 5 seconds. If, after the external process for an implementation has completed, the timing summary information cannot be found within the allowed number of seconds, then the Multiprocess Summary Report (see page 225) will show the message "No Timing Results Found" for that implementation.

A "No Timing Results Found" message for an implementation in the summary report means the timing information needed for the summary was not available within the allotted time. The allotted time may be increased via the Multiprocess user preference **Allowed seconds of NFS write latency**, circled in the screenshot below.

submission s	options for Multiprocess Viev ystems.	v behavior when	n using third-party job
Job Submissi	on Executable (required):	qsub	Browse
Working Directory Argument (optional):		-wd	
Job Name Ar	gument (optional):	-N	
Job Submissi	on Log Argument (optional):	-0	
All other job	submission commandline opt	ions:	
Argument	Value (optional)		New
-sync	у		
-j	y		Edit
-b	y		Remove
-q	**@@linux64		
-v	RLM_LICENSE		Up
-1	mem_free=8G		Down
<jobname> mem_free=8 D:\output\20 <implbatch< th=""><th>mmandline: mplWorkingDir> -o <pathtoli -sync y -j y -b y -q **@@linu: G,h_vmem=12G 13\win5_main_64\system\cm criptPath> -log_file <impllog< th=""><th>d64 -v RLM_LICE d64∖acx.exe -b -</th><th>:NSE -1 -script_file t_progress</th></impllog<></pathtoli </th></implbatch<></jobname>	mmandline: mplWorkingDir> -o <pathtoli -sync y -j y -b y -q **@@linu: G,h_vmem=12G 13\win5_main_64\system\cm criptPath> -log_file <impllog< th=""><th>d64 -v RLM_LICE d64∖acx.exe -b -</th><th>:NSE -1 -script_file t_progress</th></impllog<></pathtoli 	d64 -v RLM_LICE d64∖acx.exe -b -	:NSE -1 -script_file t_progress

Configuring the Desired Flow to be Followed by the Selected Implementations

All the implementations run through the Multiprocess View will follow the same flow steps (see page 218) through the flow (see page 217), as configured in the Flow View (see page 97). Thus, users must ensure all optional flow steps are enabled/disabled as desired before starting multiprocess execution.

Additionally, in the section of the Multiprocess View labeled "Multiprocess Flow Management (see page)", users may choose to stop the multiprocess flows early, prior to traditional "completion". For example, when designs are known to be incomplete, and thus known to fail the **Run Final DRC Checks** flow step, users may choose to stop the flow prior to running that flow step.

To stop all the multiprocess flows at a given flow step, simply select that flow step in the **Stop Flow After:** drop-down list. No subsequent flow steps will be executed for the selected multiprocess implementations.

As a convenience, since optional flow steps are frequently chosen to be the final multiprocess flow step, there is a **Force Selected Flow Step to be Enabled** checkbox. When checked, if the selected final flow step is optional and not enabled, then as the multiprocess implementations are scheduled, the selected flow step is enabled for all the multiprocess implementations before they begin execution. If this checkbox is left unchecked, and a disabled optional flow step is selected as the final step, then the final step executed will be the last enabled flow step prior to the selected step.

For example, if **Stop Flow After** is set to **Run Post-Route Timing Analysis** (an optional step), but this flow step is disabled in the Flow View, and if **Force Selected Flow Step to be Enabled** is not checked, then the multiprocess flows will stop after the (required) **Run Route** flow step, since that is the last enabled step prior to **Run Post-Route Timing Analysis**.

Selecting the Implementations to be Run in Parallel

In the Projects View (see page 144), select the desired project (see page 213). The Implementation Table within the Multiprocess view's "Select Implementations (see page)" section will be updated to display data for the active project and implementation (see page 217).

In the Multiprocess View, ensure the **Existing Implementations** radio button within the "Select Implementations" section is selected. This will limit the contents of the Implementation Table to just the implementations which already exist for the active project. (Generating and executing new implementations using option sets (see page) is covered in Attempting Likely Optimizations Using Option Sets (see page 333).)

In the Implementation Table, all listed implementations will be selected (the checkbox in the Implementation column will be checked) by default. Implementations may be selected/deselected in bulk with the Select All and Deselect All buttons. Individual implementations may have their selection toggled by clicking their checkboxes in the first column of the Implementation Table.

👩 Tip

If the implementation table isn't large enough (or is too large) for the full implementation list, simply collapse and /or expand one of the other sections in this view. (Left-click the section title.) This will cause the table to resize to exactly fit the current implementation list.

Starting Background Execution

Once the parallel count has been set, the flow has been configured, and the desired implementations have been selected, press the **Start Selected** button (or the equivalent **Start Background Queue Execution** (**Start Selected** button in the Multiprocess view's local button-bar or menu) to begin background multiprocess execution.

After multiprocess execution has been started, the **Parallel Queue Count** and Implementation Table will be disabled. They will not be re-enabled until multiprocess execution is completed. In the "Multiprocess Run Logs (see page)" section, a new tab is created for each selected implementation's logged output. The log info in each tab is updated live as the corresponding implementation process executes. (The displayed log info mirrors the information captured in the log files (see page 216) for each implementation.)

As implementations are queued, start execution, and complete execution, the implementations' execution states (see page) will be updated in the implementation table, and each implementation's log tab icon will also be updated to show the current execution state.

Note

A

Presently it is not possible to control the order of implementation execution.

Caution!

For safety, all ACE Tcl commands (i.e. most ACE GUI interactions) are blocked while multiprocess execution is underway. Blocked Tcl commands will be queued and allowed to run once multiprocess execution is completed. Similarly, multiprocess execution will be blocked until all in-process and already-queued ACE Tcl commands (including running the Flow in the foreground) are completed.

Stopping/Canceling Background Execution

Users may quickly cancel all queued and executing background implementations by selecting the Decision Stop All button below the Implementation Table, or the equivalent Stop All Background Queue Execution (Decision in the Multiprocess view's local button-bar or menu.

It is also possible to cancel execution of individual implementations. This may only be done via the Progress View (\blacksquare_0). During multiprocess execution, a button (\blacksquare_0) to show this view is visible in the lower-right of the ACE status bar. This view is also available by selecting **Window** \rightarrow **Show View** \rightarrow **Other...** \rightarrow **General** \rightarrow **Progress**. The Progress View will display all queued and currently-executing background tasks, including the tasks for the background implementation processes. To the right of each listed incomplete background task is a stop icon (\blacksquare), which will cancel/stop execution of that task. Because the Progress View can list more tasks than just the background multiprocess implementations, caution should be used when canceling tasks; users do not want to cancel/stop the wrong task.

Viewing the Results

After the first implementation completes execution, an HTML Multiprocess Summary Report (see page 225) is created and opened in ACE. (The report file is created in the project directory, and is named multiprocess_summary.html. This will automatically overwrite previous multiprocess summary reports without prompting.) As each subsequent implementation completes execution, the multiprocess summary report will be updated with the latest data.

As implementations complete execution, their execution states (see page) change appropriately. If an implementation encounters errors while running the flow, that implementation's execution state becomes the Error state, which will be reflected by the icon shown both in the log tab and the Implementation Table. In addition, the tooltip for the appropriate log tab and Implementation Table entry will be updated to include a summary of the captured error messages. Error details will be visible in the log messages shown in the tab, as well as within the Implementation Log (see page) and Multiprocess Log (see page) for that implementation.

Caution!

 \mathbf{A}

There is a known sequence whereby all multiprocess results are identical. If the user has an existing project for which they have already generated option sets, and then the user upgrades to a newer version of ACE, ACE will prompt the user when opening the existing project to reset the implementation (see page 213) options to the defaults for the new version of ACE. The recommendation is to accept this reset as a new version of ACE may include new implementation options which will only applied by accepting this reset. At the same time, older implementation options that have been deprecated will be removed.

The issue is that currently ACE will reset all of the option sets (see page) to the same default values. Subsequently when a multiprocess flow is run with the new project, all results will be identical. The workaround is after having upgraded ACE to the new version and accepting the implementation (see page 213) option reset, to then delete all the implementations other than the original base implementation and to then regenerate the option sets (see page).

Multiprocess Batch Mode

Overview

In order to obtain the highest QoR, ACE supports the ability to run multiple different implementations in parallel using Multiprocess. Multiprocess is available from the ACE.GUI and is described in Multiprocess View (see page 116) (see also Running Multiple Flows in Parallel (see page 263) and Attempting Likely Optimizations Using Option Sets (see page 333)). Running Multiprocess from the GUI supports different implementations, allowing varying options can be tested against the design. Furthermore, Multiprocess can be targeted to a user's grid engine to enable the multiple implementations to run in parallel.

Multiprocess batch mode provides the ability to run Multiprocess from the ACE Tcl console command line or by using an external Tcl script. Multiprocess batch mode supports both the varying implementations the same as from the GUI, but also adds the ability to do a seed sweep, varying the starting seed for a particular implementation. Multiprocess batch mode also supports grid engine submission in the same manner as the GUI.

Multiprocess batch mode is called within the ACE Tcl console or within the ACE batch shell using the command run_multiprocess (see page 491).

Note

In order to run Multiprocess batch mode from a terminal or shell, the directory containing the ACE executable must be included in the path.

Modes

Similar to running Multiprocess from the GUI, Multiprocess batch mode has to be run in the context of a currently Active Project and Implementation (see page 217). The current active project is used as the basis for all the implementations that are run, with the current active implementation used as the basis for any newly-generated implementations.

Multiprocess batch mode supports three modes of operation;

- Generate implementations from option sets (default setting)
- Seed sweep (-seed_sweep)
- Use existing implementations (-use_existing_impls)

A full list of all the options is given in the run_multiprocess (see page 491) manual page.

Generate Implementations From Option Sets

Running from option sets is the default mode of operation for Multiprocess batch mode and is used when neither – use_seeds nor -use_existing_impls is specified. This mode generates fresh implementations for every available option set definition. Previously existing implementations with the same name will be overwritten. See Attempting Likely Optimizations Using Option Sets (see page 333) for additional details.

The currently active implementation is always included as one of the executed flows when this mode is used.

Warning!

When generating implementations from options sets, users are recommended to set the current implementation to be the base default implementation of the project (by default named impl_1). The options sets have been created to give an optimum range of strategies to achieve best QoR when based on a default implementation. If the user uses an already modified implementation, possibly from an earlier multiprocess run, as the base, then the option sets will be applied to this modified implementation. This recursive use will bias the effectiveness of the option sets, leading to a reduced variance in the strategies, and will probably lead to sub-optimal QoR.

Seed Sweep

Seed Sweeps are only available in batch mode

In the seed sweep automation is not yet available within the GUI's Multiprocess View (see page 116). Seed sweeps are presently only available in Multiprocess batch mode.

The seed sweep mode generates fresh implementations (based upon the active implementation) for every specified seed value. Previously existing implementations with the same name are overwritten.

Seed sweep mode is selected by use of the -use_seeds argument:

```
run_multiprocess -use_seeds {5 7 13}
```

The current active project and implementation forms the basis of each generated implementation, with the implementation option "seed" set to the given seed value as an override of the seed inherited from the active implementation.

Implementations created during seed sweep will be named {active_impl_name}_seed# , e.g., impl_1_seed18 for a seed value of 18 and an active implementation name of impl_1.

The currently active implementation will always be included as one of the executed flows when this mode is used.

Use Existing Implementations

The use existing implementations mode does not generate any new implementations, but will simply run each of the named implementations. Use Existing Implementations mode is selected by use of the -use_existing_impls argument:

run_multiprocess -use_existing_impls {impl_1 impl_1_improved impl_1_experimental}

To run all existing implementation, specify:

```
run_multiprocess -use_existing_impls [get_project_impls]
```

Unlike the other modes, the currently active implementation *will not* be included as one of the flows run unless it is explicitly named in the -use_existing_impls list.

Flow Steps

An important principle to understand is that the enabled or disabled flow steps of the currently active implementation are inherited by all implementations executed during Multiprocess batch mode. Therefore, before commencing the Multiprocess batch mode, the user should ensure that the currently active implementation has the desired flow steps enabled.

In addition, Multiprocess batch mode can be configured to stop at an explicit step via - stop_flow_at. This argument can be used terminate each flow at a particular step; for example if report_timing_routed is specified, then none of the DRC or bitstream flow steps will be performed. Using this argument reduces the overall time taken for Multiprocess batch mode, as each implementation will run a reduced number of flow steps. After Multiprocess batch mode has completed and an implementation found which achieves the desired QoR, then that implementation can be loaded into ACE, and the final flow steps executed. With the aforementioned example, which was stopped at report_timing_routed; the routed acxdb can be loaded into ACE, and the DRC and bitstream generation flow steps executed to produced the required bitstream.

Note

If the flow step specified by -stop_flow_at is disabled when the multiprocess run begins, it will be explicitly enabled.

Getting Started

The commands to start Multiprocess batch mode vary according to whether the user is running ACE in command-line mode, batch mode (using a script file) or from within the ACE GUI.

Command-line Mode (Interactive)

- 1. Open ACE in command line mode, ace -b. See Running ACE (see page 245)
- 2. Use restore_project (see page 488) to load the project.
- 3. Set the active implementation (see page 500)
- 4. (Optional). Use disable_flow_step (see page 453) and enable_flow_step (see page 458) to configure any flow steps desired/needed or bypassed for all of the implementations that are to be run
- 5. Issue run_multiprocess (see page 491) command. See examples (see page 276) below.

Batch Mode (Script File)

1. Open ACE in command-line mode, passing in a script file. Use script arguments to specify the project name, ace -b -script_file <my_mp_batch_script.tcl>. See Running ACE (see page 245)

Code

\$ ace -batch -script_file <my_mp_script> -script_args <my_project_name>

An example script file, using the project names as the first argument is shown below

Code

```
# Script file to run Multiprocess batch mode
set my_proj [lindex $argv 0]
```

ACE User Guide (UG070)

```
# 1. Restore the project
restore_project $my_proj
# 2. Set active implmentation (to the default)
set_active_impl impl_1
# 3. (Optional) Ensure Run Estimated Timing Analysis flow step is enabled. Disable Generate
Bitstream
enable_flow_step report_timing_routed
disable_flow_step write_bitstream
# 4. Run Multiprocess batch mode generating new implementations from option sets
# Set to a maximum of 8 jobs
# Stop after Post-Route Timing Analysis.
run_multiprocess -parallel_job_count 8 -stop_flow_at report_timing_routed
```

Note

When running in the command-line mode, or batch mode, in order to cancel a Multiprocess batch mode run, the user must use CTRL+C.

ACE GUI

- 1. Open ACE GUI
- 2. Load the project (see page 254)
- 3. Set the active implementation (see page 261)
- (Optional) Using the Flow View (see page 97) select or deselect any flow steps desired/needed or bypassed for all of the implementations that are to be run.
- 5. In Tcl console window, issue run_multiprocess (see page 491) command. See examples (see page 276) below.

Examples

Running all Option Sets

To run all option sets, using the existing maximum job count as specified in your ACE GUI preferences:

run multiprocess

To run all option sets, limiting concurrent jobs to 8:

run_multiprocess -parallel_job_count 8

Running a Seed Sweep

To run a seed sweep, using preferred seed values:

```
run_multiprocess -use_seeds {2, 3, 5, 7, 11, 13, 17, 19, 23, 29, 31}
```

Re-running Four Existing Implementations

To re-run four existing implementations all at the same time:

```
run_multiprocess -use_existing_impls {impl_1 impl_1_acx_mux_utl_seed impl_1_acx_seed21
impl_1_acx_seed33} -parallel_job_count 4
```

Re-running an Existing Implementation

To re-run an existing implementation, stopping just after running "write netlist final":

```
run_multiprocess -use_existing_impls {impl_1_seed88} -stop_flow_at write_netlist_final
```

Running all Option Sets

Run all option sets on the grid, with custom job submission parameters:

```
run_multiprocess -use_job_submission 1 -jobs_wd my_jobs_working_dir -jobs_name my_job_name -
jobs_log my_jobs_logfile -jobs_args {{-sync y} {-j y} {-b y}}
```

Progress Monitoring

Within the Tcl console or shell, run_multiprocess checks each of the input arguments to ensure they are correct (including checking that any specified existing implementations exist) and then launches the requested number of parallel implementations runs. Within the Tcl console or shell, run_multiprocess indicates the start and completion (success or failure) of each implementation run.

To monitor progress, users can use the Multiprocess Summary Report (see page 225),

multiprocess_summary_report.html, file that indicates which implementations have completed and their timing summary. This report is generated regardless of whether the Multiprocess batch mode was run from an command shell, or from within the ACE Tcl console. This report can either be viewed external to ACE using a web browser or else within ACE as detailed below.

Viewing Multiprocess Summary Report within ACE

Open the Multiprocess Summary Report from the Projects view, by right-clicking on the project.




Figure 36: Open Multiprocess Report

The report can be refreshed by right-clicking in the view and selecting 'Refresh', or by clicking the refresh hotkey, **F5**, when the report tab has focus (click on the report first). The report view will not automatically update when using Multiprocess batch mode. This behavior differs from when Multiprocess is run directly from the GUI, when the report view is automatically updated.

ACE User Guide (UG070)

Clock/Reset	Timing Repor	Clock/Reset	Utilization .	🗎 🗎 F	in Assignme.		Multi-proce	es 🛛 🚬		
ACE Achronix (Project: quickstar Generated by: ma	CAD Environment Version Lappeedster_GUI arkstracka on SJC-4154-N 118-08-28 11:08:21 AM	on 0.X (Main)								
This section show If multiple column column, then that	ts Summary s the high-level timing n is of PVT timing informat PVT was not executed rature corners" is enable	Back Forward Save background as Set as background	F o ve	olumn with I PVT will be	during this mul bold data repre executed for e t device will b	esents the action and the action of the sector of the sect	ctive PVT. W entation, un			
	details, see the linked ir	Copy background Select all Paste		_	ts directory).	Post-Route				
Imp	l Name C	Create shortcut Add to favorites View source)C it	Worst Hold Slack	0 Upper- Limit Frequency	p80V_125C Worst Setup Slack	Worst Hold Slack	0) Upper- Limit Frequency	080V_n400 Worst Setup Slack	Worst Hold Slack
impl_1	(Q	Encoding Print	· · ·							
impl_1_acx_all_	opt (Q	Print preview Refresh								
impl_1_acx_cls_	pro_ext (Q	Export to Microsoft Exe	el							
impl_1_acx_cls_	pro_seed clk	Send to OneNote Properties			<u>1466.8</u> <u>MHz</u>	+2.318ns	+0.073ns			
					1297.1	Second and	Second second			

Figure 37: Refresh Multiprocess Report View

Furthermore, progress monitoring can be achieved if a grid engine is used — the user may be able to monitor completed jobs from the grid engine. Finally to see the status of an individual implementation, the user can open the <implementation>/log/impl.log file, and monitor updates to the individual implementation progress.

Stopping the Running Implementations

When running in command-line or batch mode, use CTRL+C to cancel a Multiprocess batch mode run. When running in the ACE GUI Tcl console, use either CTRL+C to cancel Multiprocess batch mode or use the progress window to cancel the process.

Detecting Changes to Project Source Files

ACE provides a rich set of features to enable users to detect changes to their project source files against the state of the project files loaded into the ACE database during the Run Prepare flow step, as described in the following sections.

Files Open in the ACE Editor Area

If a project source file is open in a text editor window, a pop-up dialog box will appear and ask if the user wants to refresh the contents of the stale file in the ACE editor tab if the source file is changed on disk.

Smart Change Detection Using Custom Checksums

Instead of caching timestamps for files to do the checking, we cache custom file checksum values. The checksums are computed in a robust way that ignores comment lines and whitespace lines, so that only the actual Verilog netlist or SDC /PDC constraints commands are used in the checksum. This allows generated files, such as the Synplify netlist, to be regenerated from the same RTL which produces the same gate level netlist, but with different comments at the top, to be treated as an unchanged file. Timestamps are inherently fragile and change when a user copies a project from one directory to another. This checksum approach is much more robust and does not flag a source file as changed unless its content is meaningfully changed.

Saving the Active Implementation

When ACE saves an ACXDB file (when you save the state of the ACE database for the active implementation), it caches the checksums of all project source files used to create that state in the DB. The project source file checksums are saved inside the ACXDB file

Restoring the Active Implementation


When ACE loads/restores an ACXDB file (when you load saved place and route data from the ACXDB file on disk into the ACE database for the active implementation), ACE checks all project source files and checksums on disk against the cached project source files and checksums inside the ACXDB file. If a project source file has been added to the current ACE project, removed from the current ACE project, or if its file checksum has changed, ACE will print a warning message to the Tcl Console and ACE log file. This alerts users that the saved ACXDB is out-of-sync with the current project source files.

Caching the Project Source File State

The Run Prepare flow step is the first flow step, and is where all project source files are loaded in to the ACE database from disk. Whenever the Run Prepare flow step is run, ACE will cache the project source files and checksums for all files used in the active ACE project implementation.

Automatic Checking while Running the Flow


Each flow step (Run Place, Run Route, Timing Analysis, Final DRC checks, etc) will check the project source files (including the ACXPRJ ACE project file itself) and checksums on disk against the files and checksums cached at the beginning of Run Prepare. If any file is missing, added, or out of sync, ACE will report a warning at the end of each flow step to the Tcl Console and ACE log file.



Warning Visualization in the Flow View

If any flow step reports a warning about out-of-sync files, all completed flow steps in the Flow View (see page 97) will be marked with a yellow warning icon instead of the green checkmark icon to indicate that the step is complete, but is out of sync with the source files on disk. The tooltip text in the Flow View will show all the warning messages.

Even when no flow step Tcl commands are running, the GUI will check the project source files and checksums every 5 seconds (by default) in a background thread. If any file becomes out-of-sync, all completed flow steps in the Flow View will be marked with a yellow warning icon instead of the green checkmark icon to indicate that the step is complete, but is out of sync with the source files on disk.



Pop-up Dialog Warnings

If the flow is running, a "Project Source Files Changed" dialog will pop up if a change to project source files is detected during the built-in check at the end of each flow step. The same warning messages that are printed to the Tcl console will be displayed in the dialog. The user can choose to cancel running the rest of the flow, or to let the flow continue. The flow continues to run in the background until the user makes their choice. The pop-up dialog has a checkbox for a user preference which allows the user to disable the pop-up from being shown in the future.

O P	roject Source Files Changed
	The following project source file changes were detected: Project Source File Changed: The checksum has changed on the project file: C:/Users,
	Do you want to cancel the currently running flow step?
	Do not display this pop-up in the future Yes No

If the flow is not running, a different "Project Source Files Changed" dialog will pop up if a change to project source files is detected during the built-in check at the end of each flow step. The same warning messages that are printed to the Tcl

console will be displayed in the dialog. There is no choice for cancelling the running flow, since the flow is not running. The pop-up dialog has a checkbox for a user preference which allows the user to disable the pop-up from being shown in the future.

O Proje	ect Source Files Changed	x
1	The following project source file changes were detected: Project Source File Changed: The checksum has changed on the project file: C:/Users/ /Documents/16t Projects/test_designs/adder/ace/adder.acx since the flow was started. Project Source File Changed: The checksum has changed on the project netlist .//common/adder_gate.v since the flow was started.	
Do	o not display this pop-up in the future	

Minimal Pop-up Interruptions

A

In general, pop-ups are minimized to only alert the user of new changes. The Project Source Files Changed dialog will pop up only when a new change is detected. So if you change the gate level netlist file while the flow is running, you will see the pop-up (if enabled by the user preference). If you then change the same gate level netlist file several more times, no further pop-up will appear since the user has already been notified that the file is different than the original source file. However, if you then change a project constraints file (in addition to the gate level netlist), the Project Source Files Changed dialog will pop up again to alert the user that now 2 source files are changed.

Managing Pop-up Preferences

There is a user preference to enable/disable the Project Source File Changed pop-up at the bottom of the Project Management Preference Page (see page 208). This is the same preference that is controlled with a checkbox in the Project Source File Changed pop-up. From the main menu bar, select Window->Preferences and select Project Management on the left hand side of the Preferences dialog. This preference page can be used to re-enable the pop-up if the user chooses to disable it with the checkbox in the dialog.

Project Management	⇔ • ⇒ • •
Close editors on active Implementation change	Always ~
Open Multiprocess summary on active Project change	Never ~
Open reports on active Implementation change	Always ~
Only open most-recent report of a given type	Always ~
Save changed editors from the active project before running the flow	Ask in a pop-up message \sim
 'Reload Project' overwrites unsaved local project changes automatic Enable background checking for project source file changes during Hide the pop-up dialog when project source files change during the 	the flow
Project source file change background checking frequency (seconds)	30
R	estore <u>D</u> efaults <u>A</u> pply

Tcl Command Support

The check_project_status Tcl command that can be called to manually check file and checksum consistency outside of the built-in checks done at the end of each flow step. If any file is missing, added, or out of sync, ACE will report a warning at the to the Tcl Console and ACE log file. This command only applies if the user has run at least through the Run Prepare flow step and there is a design loaded in the ACE DB.

Using the Tcl Console

Any operation that changes project or design data can be performed from the command line via a Tcl command. The Tcl Console view (see page 164) provides an interface from within the GUI for viewing and executing Tcl commands.

Sending Commands from GUI Actions

Any action in the GUI that changes project or design data automatically sends a Tcl command through the Tcl Console view (see page 164) to do the work. All Tcl commands generated by GUI actions are displayed in the Tcl console along with any output from the command.

🗏 Tcl Console 🗙	► 🔒 🗎 🗖
cmd> load_project "/hpme/scottsenst/proj_loop/proj_l	oop.acxprj"
cmd> load_project "/home/scottsenst/proj_4/proj_4.ad	cxprj"
<pre>cmd> set_active_impl -project "proj_loop" "impl_1"</pre>	
cmd> set_impl_option -project "proj_loop" -impl "impl	_1" -autoselect_top_module 0
cmd> set_impl_option -project "proj_loop" -impl "impl	_1" -autoselect_top_module 1
cmd> set_impl_option -project "proj_loop" -impl "impl	_1" -timing_all_paths 0
cmd> set_impl_option -h	
"ace::set_impl_option" : This command sets options fo	or a project implementation. Only or
[-project <arg>] :The optional -project <projectnan< td=""><th>ne> and -impl <implname> options</implname></th></projectnan<></arg>	ne> and -impl <implname> options</implname>
[-impl <arg>] :The optional -project <projectnam< td=""><th>ne> and -impl <implname> options : 🖵</implname></th></projectnam<></arg>	ne> and -impl <implname> options : 🖵</implname>
I 111	
	ugoor_cos_co_1210

Sending Commands from the Console

To send a command from the TCL Console:

- 1. Enter or paste the command text at the available cmd> prompt in the TCL Console view. Valid commands are highlighted in bold green.
- 2. Either press ENTER or click on the (>) Send Command toolbar button in the TCL Console view.

All output from the command is displayed in the TCL Console view under the command prompt. Informational messages are displayed in italic blue text. Warning messages are displayed in italic yellow text. Error messages are displayed in italic red text.

Command Highlighting

Text entered in the TCL console is checked against the valid set of user TCL commands. Valid commands are highlighted in bold green.

Command Auto-Completion

When typing in the TCL console, pressing TAB pops up a TCL command auto-completion dialog if the current cursor position in the text has any possible matches. If no possible matches are found, an error beep will be heard.

Pressing **TAB** at an empty **cmd>** prompt pops up the full list of available commands. When the command autocompletion dialog is open, use the arrow keys to navigate up and down the list of choices and press ENTER on a selected command to complete it at the command prompt. Typing while the command auto-completion dialog is open shortens or lengthens the list of valid commands, depending on the cursor position in the TCL Console view.

💻 Tcl C	ionsole 🗙		R		
cmd> si cmd> ci cmd> si cmd> si cmd> ri cmd> si cmd> la cmd> si	et_active_ reate_imp ave_proje et_active_ emove_im et_active_ oad_projec et_active_	t "C:/test_projects/proj2/proj2.acxprj" [mpl -project "proj2" "impl_1" I -project "proj2" "impl_4" ct -project "proj2" -outputfile "C:/test_projects/proj2/pr [mpl -project "proj2" "impl_4" [mpl -project "proj2" "impl_1" t "C:/test_projects/test7/test7.acxprj" [mpl -project "test7" impl_1" ption -project "test7" -impl "impl_1" -disable_constraint			
	expand set_active_ eval rename_im lassign lrange fblocked lsearch run_route report_timi	pl			<

ug001_c08_04_v01


Command Help

When the command auto-completion dialog is open, help text appears to the right of the command list for the selected command.



ug001_c08_05_v01

To view help text for commands, either bring up the command auto-completion dialog and select the desired command, or enter the command name at the **cmd>** prompt and use the **-help** option to output the help text to the TCL console.



Text Limit

The TCL Console view has a limit of 2000 lines. Once this limit is reached, any new lines entered via commands or message text causes the text at the top of the TCL Console to be pruned.

Additionally, when Tcl command return values are displayed in the Tcl Console, any long returned values will be visually truncated at 500 characters in the console. The actual returned value will not be edited, just the textual representation shown in the console.


Performance Tip:

Performance of the TCL console is much higher when there are fewer than 2,000 lines of text.

Hitting the text limit will not clear the contents of the ACE log file. All messages will continue to be logged in the
log file, and earlier messages will not be removed.

Clearing the Console

Text in the TCL Console view can be cleared by clicking on the **Clear Console** toolbar button () in the TCL Console view. This action truncates all text in the console up to the current **cmd>** prompt line.



Clearing the console will not clear the contents of the ACE log file.

Viewing the ACE Log File

All TCL commands and messages issued during an ACE session are recorded in the ACE log file. If the text limit is reach from excessive messages, it is sometimes useful to browse the log file for previous messages. To open the ACE log file in the editor area, simply click on the **Display Log File** toolbar button (

Object Type Prefixes

There are a variety of different object types supported by ACE. Most of these object types have a special single-letter prefix designating the type. These type prefixes are useful to avoid name collisions between, for example, a net and a pin with the same name.

Many Tcl commands (like select) require that these prefixes be used when commands are issued. Other commands (like find) will, by default, include these prefixes on the return values.

Prefix	Object Type
c:	Critical Path
d:	Device Port
f:	Fabric Pin
i:	Instance
k:	Clock Domain
n:	Net
p:	Port
5:	Site
t:	Pin

 Table 119: Object Type Prefixes Used in ACE Tcl Commands (Sorted Alphabetically by Prefix)

 Table 120: Object Type Prefixes Used in ACE Tcl Commands (Sorted Alphabetically by Object Type)

Object Type	Prefix
Clock Domain	k:
Critical Path	c:
Device Port	d:
Fabric Pin	f:
Instance	i:
Net	n:
Pin	t:
Port	p:

Site	s:

Creating an IP Configuration

Achronix FPGAs feature a wide variety of embedded IP. These highly flexible IP blocks require configuration for proper operation.

ACE includes a number of IP Editors (see page 25) and Views (see page 74) which work together to guide the user through the process of correctly configuring IP. The data for these IP configuration editing sessions is stored in .acxip files, which may be saved and loaded for future reuse or modification.

Using the data stored in the .acxip files, ACE will generate RTL wrappers (Verilog and VHDL) containing the specified configuration parameters around the appropriate Achronix macro cells, as well as appropriate .sdc and .pdc files to complete the IP timing and pre-placement configuration. These generated files may then be incorporated into the user's design for synthesis and simulation.

Note that use of a generated VHDL wrapper also requires the generated Verilog wrapper. (The VHDL simply wraps the Verilog instantiation.)

Creating and editing IP configurations is typically performed from the IP Configuration perspective (see page 23) (Page 23). In addition to the IP Configuration editors, this perspective incorporates supporting views allowing the user to:

- Create new IP configurations (IP Libraries View (see page 110))
- View a graphical diagram of the IP Configuration currently being edited (IP Diagram View (see page 109)); the diagram may show the macro's interface, the dataflow, and/or the placement of the IP instance within the chip.
- Navigate instantly to any page of the active IP Configuration Editor, while displaying the names and validity of each page (Outline View (see page 136))
- View a detailed list of all the errors and warnings pertaining to all IP Configuration files currently opened (IP Problems View (see page 111)). This view also allows the user to navigate directly to the source of the problem in the relevant IP Configuration Editor.

The major subtasks regarding IP Configuration management are covered in the following sections.

Creating and Naming an IP Configuration

Switch to the IP Configuration perspective either by clicking the IP Configuration perspective icon (B) or selecting **Open Perspective** \rightarrow **IP Configuration** from the main menu. Select **File** \rightarrow **New** \rightarrow **IP Configuration...** from the main menu, or use the IP Libraries view (see IP Libraries View (see page 110)) to open the New IP Configuration Dialog (see page 179). After setting the location and name for the .acxip configuration file, click Finish to complete the process and activate the appropriate IP Editor.

A Caution!

The file name chosen for the .acxip configuration file will be used as the module name for the generated Verilog module. The user must choose a name for the .acxip configuration file that is both a valid file name and also a valid Verilog module name which does not conflict with any other module names defined in the Achronix libraries. For example, if the .acxip configuration file is named foo.acxip, then the generated Verilog module will be named module foo. If the user names the .acxip configuration file LRAM.acxip, then the generated Verilog module will be named module foo. If the user names the .acxip configuration file LRAM.acxip, then the generated Verilog module will be named module LRAM. If LRAM is a primitive in the Achronix libraries, then the user design will error out in simulation or synthesis with module name conflicts.

Setting the IP Configuration

From the IP Editor, use either the **« Back** and **Next »** or the Outline view (see page 136) to navigate the editor pages, setting the appropriate values needed for the desired configuration. Any errors and warnings are displayed in the IP Problems view (see page 111). Some IP Editors will also display supplemental graphical information in the IP Diagram view (see page 109).

In addition to the list of problems within the IP Problems View, to the left of most fields (sometimes also called properties) there is a button with an icon indicating the validity of that field's value. The green checkmark (\checkmark) indicates the value in the field has no problems. A warning (\triangleq) or error (0) icon is shown when the field's value does have one or more problems. The tooltip of the button then shows the problem being reported for the associated field. Clicking the button transfers the application focus to the IP Problems View, and within that view, selects all the problems associated with that field.

Note

In complicated IP, where there are many interactions between fields, there may be more than one problem entry associated with a single field.

Editable Fields

Most of the properties/fields within the IP Editor pages are editable and correspond (sometimes loosely) to parameters in the underlying Verilog macros.

Editable fields are meant to be modified in a top-down, left-to-right order. This order is recommended because some of the fields' values affect the validity of downstream values, and ACE often tries to help keep configurations legal by automatically changing downstream values when they are incompatible with newly-edited upstream values.

Often, editable fields may be temporarily disabled when upstream choices cause the field to become irrelevant, or to have only a single legal value. Disabled editable fields become read-only and are shown with an alternate background color, typically grey.

🔉 Tip

Users should make modifications to fields within the IP Configurations Editors in a top-down, left-to-right order. When users edit an upstream value, it often causes downstream values to be overwritten without warning.

Calculated Fields

Some of the fields in the IP Editor pages are never editable. These fields contain calculated values based upon the current contents of user-editable fields. These calculated fields are provided for informational purposes.

Many of these calculated values have limited ranges of legal values - when the calculated value falls outside the legal range, the calculated value's background color will change to indicate a problem. Just like when user-editable IP

ACE User Guide (UG070)

configuration properties fall outside a legal range, an IP Problem entry (see IP Problems View (see page 111)) is created. But an IP Problem created by a calculated value field will not "blame" the calculated value field, it will instead blame one of the user-editable properties involved in its calculation. While only one field is blamed in an IP Problem entry, be aware that all active fields that might be involved in the calculation are listed in the IP Problem entry as potential fields which, when changed, might fix the IP Problem.

Note

While only one field is allowed to be blamed in an IP Problem entry, remain aware that all active fields that might be involved in the calculation are listed in the IP Problem entry. Any one of these listed fields, when changed, might fix the IP Problem.

IP Editor Navigation

The user may navigate between sequential IP Editor pages by using the **« Back** and **Next »** buttons. When one of these buttons becomes disabled, it means there are no further pages of configuration information in the indicated direction.

The currently active page is always selected in the Outline View (see page 136). The user may navigate directly to a given IP Configuration Page simply by selecting the desired page name in the Outline View. Be aware that pages may be created or removed from the Outline View based upon the user's changes to the IP configuration's editable fields.

The user may left-click on any text in the IP Diagram View (see page 109) to turn to the IP Configuration Editor page containing the settings for that text.

The user may double-click a table entry in the IP Problems View (see page 111) to turn to the IP Configuration Editor page containing the property being blamed for the selected IP Problem.

Generating the IP Design Files

After setting the IP configuration, click the **Generate IP Design Files** icon ($\bigotimes_{\square}^{\square}$) to open the Generate IP Design Files Dialog (see page 177). Select the desired options such as whether to generate the Verilog wrapper, VHDL wrapper, timing constraints, placement constraints, etc. After selecting the desired options and file paths, click **Finish** to create the selected files.

The generated VHDL RTL wrapper is not standalone. It requires the generated Verilog RTL file.

Adding Configuration Files to a Project

If the option **Add to active project** in the New IP Configuration dialog (see page 179) box was not selected, the configuration files must be manually added to the active project. Use the procedure under Adding Source Files (see page 256) to add the configuration file and its related source files to the active project.

Viewing the Floorplanner

Opening and Closing the Floorplanner's Fly-Out Palette

To open and close the Floorplanner view's fly-out palette of view options:

1. Click on the **Fly-out** button (◀) on the far right side of the Floorplanner View (see page 89) to open the fly-out palette.

Note

While the fly-out palette is open, it may be resized by clicking and dragging its left border.

 Once the view options are configured, click on the Fly-in button (>) on the left side of the fly-out palette to close the fly-out palette.

Zooming the Floorplanner In and Out

There are several ways to zoom in and out in the Floorplanner View (see page 89).

Zoom levels are always in powers of 2, i.e. zoom in is at 200% and zoom out is at 50%. Therefore, it may not be possible to zoom in to perfectly fit a given area.

To zoom in and out with the mouse wheel:

- 1. Hover the mouse over the point for zoom in or out from in the Floorplanner view.
- 2. Slide the mouse wheel forward to zoom in or slide the mouse wheel backward to zoom out.

To zoom in and out with key-strokes:

- 1. Hover the mouse over the center of the area for zoom in or out from in the Floorplanner view.
- 2. Type either 'Z' or '+' on the keyboard to zoom in or 'z' or '-' to zoom out.

To zoom in and out using the **Zoom Tool**:

- 1. Select the **Zoom Tool** (Q) from the view toolbar.
- 2. To zoom in on an area, click in the upper left corner of the area and drag the mouse to the lower right until the zoom rectangle encloses the area desired. To zoom out, click the point on the Floorplanner view to zoom out from and drag the mouse to the upper left until the zoom out label indicates the desired zoom level.

To zoom in and out with the **Placement Tool**:

- 1. Select the **Placement Tool** (*****) from the view toolbar.
- 2. Hover the mouse over the point to zoom in or out from in the Floorplanner view. Single-click the left mouse button to zoom in or single-click the right mouse button to zoom out.

To zoom in and out with the **Zoom In** and **Zoom Out** buttons:

1. Pan to the area to zoom in to or out from in the Floorplanner view.

2. Press the **Zoom In** button (🔍) to zoom in or the **Zoom Out** button (🔍) to zoom out.

Floorplanner Panning

To pan with the scroll bars:

- Click and drag the vertical scroll bar to pan up and down or click and drag the horizontal scroll bar to pan left and right.
- In Linux, place the mouse cursor over a scroll bar, then roll the mouse wheel.

To pan with key-strokes:

- Use the **ARROW** keys on the keyboard to pan left, right, up and down.
- To scroll faster, press the **Ctrl** key while pressing the **ARROW** keys.

To pan with the **Placement Tool**:

- 1. Select the **Placement Tool** (*****) from the view toolbar.
- 2. Hover over any point in the Floorplanner view which shows the **Pan** cursor (typically a variant of +, though in some OS flavors and themes this pan cursor appearance may vary widely). Click and drag the view with the mouse to pan around.

Performance Tip

If panning the view is too slow, in the Floorplanner View Optimizations Preference Page (see page 198) there is a setting **When panning, show only background layer** to improve panning/scrolling performance by reducing the amount of graphic rendering performed during the pan/scroll operation.

Selecting Floorplanner Objects

To select objects with key-strokes:

- 1. In the "Selection" (I section of the view's fly-out palette, check the object types to select.
- 2. Press and hold the 's' key on the keyboard to start a selection rectangle at the current mouse position to set the current selection (clearing/replacing the previous selection).
 - a. Optionally, press and hold the 'SHIFT+S' keys to start a selection rectangle at the current mouse position to add to the current selection instead of replacing it.
- 3. Drag the mouse while holding down the key or keys on the keyboard to create a selection rectangle which includes the objects desired.
- 4. Release the key(s) to apply the selection.

To select objects with the Selection Tool:

- 1. Select the **Selection Tool** ($\bar{\ }$) from the view toolbar.
- 2. From the "Selection" section of the view's fly-out palette, check the object types you wish to select.
- 3. Also, ensure the Action control in the fly-out palette is set to Select.
- 4. Click the left mouse button on the desired object, or click and drag with the left mouse button in the view to create a selection area rectangle.
 - a. Optionally, hold **CTRL** down when clicking/dragging to add to the previous selection instead of replacing the previous selection.

5. Release the mouse button to apply the selection.

Additionally, individual objects may be right-clicked with the mouse, and **Add to Selection** may be chosen from the context menu popup.

Further details about the ACE Selection Set are available at the Selection View (see page 155) page.

Deselecting Floorplanner Objects

To deselect objects with key strokes:

- 1. Select the **Selection Tool** () from the view toolbar. From the **Selection** section fly-out palette, check the object types to deselect.
- Press and hold the 'd' key on the keyboard to start a selection rectangle at the current mouse position to deselect the objects.
- 3. Drag the mouse while holding down the key to create a selection rectangle including the objects to deselect. Then, release the 'd' key to remove the objects within the rectangle from the current selection set.

To deselect objects with the Selection Tool :

- 1. Select the **Selection Tool** () from the view toolbar. From the **Selection** section of the fly-out palette, check the object types to deselect. Also, ensure the Action control is set to **Deselect**.
- Click and drag with the left mouse button in the view to create a selection rectangle. Then, release the mouse button to remove the objects from the current selection set.

Toggling Floorplanner Mouse Tools

To toggle the mouse tools:

1. Press the **ALT** key on the keyboard to switch between tools, or simply click on the desired mouse tool on the view toolbar.

Filtering the Floorplanner View

It is often useful to filter the Floorplanner View (see page 89) graphics to see only objects of interest.

Filtering with Layers

Simple filtering of the view by object type is done with the Layer options in the view's fly-out palette.

By checking or unchecking the individual layers, users may show/hide all members of a given object type. Sites, Instances, Clock Routes, and Non-clock Routes may be manipulated in this way.

Because Routes are always painted on top of Instances, which themselves are painted on top of Sites, it is often necessary to disable the painting of the topmost layers when they obscure the lower layers.

Note that the hiding of individual objects of a given object type layer may be overridden if that object is Selected or Highlighted, depending upon the current preference settings. See the Floorplanner View Colors and Layers Preference Page (see page 194) for more information about changing these preferences.

Filtering with Selection

Selection overrides the layer filters. When a layer is turned off, Selected objects (those in the current ACE Selection Set) remain visible. So, for example, to see just the selected Instances, turn off the Instances and Routes layers. The selected instances remain visible, while all other placed instances (and all non-selected nets) are hidden.

To filter with Selection in the Floorplanner view:

- 1. Add the desired objects to the current ACE Selection Set.
- 2. In the Layers (=) section of the fly-out palette, un-check the object types to hide.

Choosing Floorplanner Object Tooltips

For instant feedback on instance, net, or site names in the Floorplanner View (see page 89), a tooltip (hover text) can be enabled. In addition, the contents of the tooltip can be printed to the Tcl Console View (see page 164) for easy copy and paste.

To get object tooltip text:

- 1. In the **Tool Tip Text** (Ipper) section of the fly-out palette (see page), enable the checkboxes for the object types whose data should be contained in the tool tip text.
- 2. In the Floorplanner view, hover over objects to display tool tip text.



Optionally, users may press the 'p' key on the keyboard while tooltip text is visible to print the tooltip text to the TCL Console view, allowing easy copy and pasting to create TCL commands or scripts.

Viewing Floorplanner Object Labels

A variety of object labels are available when displaying objects in the Floorplanner View (see page 89) (see "Fly-Out Palette").

To display object labels in the Floorplanner view:

- 1. In the Labels (=) section of the fly-out palette, select which object labels to display.
- 2. Pan and zoom to objects of interest to view the object labels.

Note that some labels are not painted unless the view is zoomed in far enough to display the full extent of the text.

Highlighting Objects in the Floorplanner View

There is typically a tremendous amount of visualization data available in the Floorplanner View (see page 89). Viewing all of the data simultaneously can be overwhelming, so ACE provides tools like Selection and Highlighting so that users may visualize a particular subset of their entire design within the Floorplanner View. For simple, short-term subset visualizations, this functionality is provided by the ACE Selection Set as managed in the Selection View (see page 155). For longer-term visualizations, or to simultaneously compare and contrast multiple design subsets, ACE provides the Tcl highlight functionality. As with the ACE Selection Set, applied Highlights are visibly displayed on placed/routed objects in the Floorplanner View. Highlight colors are also shown in several tabular views like the Netlist Browser View (see page 123), where the highlight colors of instances are displayed in their own table column.

Only Instances, Nets, and Paths may be highlighted

Currently Highlights are only supported for individual Instance, Net, and Path object types. (Remember to use the correct Object Type Prefixes (see page 286) when using the Tcl commands). Most of the views within the Floorplanner Perspective provide context-sensitive functionality to manage highlights, through buttons in each supporting view to (\checkmark) **Highlight** chosen objects, (\checkmark) **Un-highlight** chosen objects, or to (

) Choose Highlight Color which will next be used from that view. (Each view tracks an active Highlight Color

independently of the other views, allowing a user to have one color for a Selection highlight, and an alternate color for a Netlist Browser highlight.) Additionally, some of the views (typically those representing multiple aggregations of objects) include a button to (*J*) **Auto-highlight** all objects within that view, with each aggregation automatically using a different color.

In tabular views (like the Clock Domains View (see page 75)), highlights may be shown and manipulated for aggregations of objects (as with the highlight color of a clock domain row representing the shared highlight color of all Instances within that clock domain).

Be aware that if there are multiple highlight colors within the aggregation, then no highlight color will be shown for the aggregation's row in the table. The aggregation will only display a highlight color in the table if every single object within the aggregation has the exact same highlight color.

Additionally, when a new highlight (or un-highlight) is applied to an aggregation, it affects all individual members of that aggregation. The highlight color of all contained individual objects are overwritten with the new highlight value.

The following Tcl commands are available to manage highlights: highlight, apply_highlights

Note that there is no specific Tcl command to remove existing highlights. Instead, exclude the -rgb flag when calling highlight, which effectively applies a non-highlight to the specified object(s).

Selection vs. Highlighting

Despite some similarities, Selection and Highlighting serve two different purposes in ACE. They are compared and contrasted in the table below.

Selection	Highlighting
There is a single ACE Selection Set.	Each object in a design may have its own unique highlight color, or a single highlight color may be applied to multiple objects, even if they're different object types.
The Selection color (a very bright green by default) is managed globally for each object type, through the Floorplanner View Colors and Layers Preference Page (see page 194).	Each Tcl call to highlight an object must specify which color to use for that call. When using the (<i>J</i>) Highlight action from within a view, that view's own (
A Selection is very short-term, and is never saved/loaded between sessions.	A Highlight is expected to be long-term, and highlight colors on objects will be saved in acxdb files when Implementations (see page 213) are saved. As a result, prior highlights will be restored when an implementation's acxdb file is loaded.
Selection may be applied (through the appropriate view) to aggregations of objects	Highlights may also be applied (through the appropriate view) to aggregations of objects.

ACE User Guide (UG070)

Selection	Highlighting
Selection membership may be managed through the Selection View (see page 155)	There is presently no special view to manage Highlights
The Selection color of an object (or aggregation) is only rendered within the Floorplanner View.	The Highlight color is rendered not only within the Floorplanner View, but also (sometimes as individual objects, sometimes in aggregate) as a color tile in most of the tabular supporting views of the Floorplanner Perspective. When the highlight color is displayed in a tabular view, it is typically shown within its own column of color tile values.

Objects May Be Both Selected and Highlighted Simultaneously

It is possible for objects to be both Selected and Highlighted at the same time. When this occurs, the exact precedence of the color used to render the object is handled differently depending upon the object's type, and which View is being rendered.

When Paths are displayed in the Floorplanner View, the Selection color for a Path takes precedence over the Highlight color. (The Selection color for a path is managed on the Floorplanner View Colors and Layers Preference Page (see page 194).)

When Instances are displayed in the Floorplanner View, the Selection color of an Instance takes precedence over every other color. (The Selection color for an instance within the Floorplanner View is managed on the Floorplanner View Colors and Layers Preference Page (see page 194).) Note that it is possible to change the relative render priorities of some of the states of an instance on that same Floorplanner preference page; the Instance States (see page 229) section discusses this in further detail.

	Instances
	Show Highlight Color of Instances on Top of Overassigned/Fixed/Locked Color
	Show Overassignment Color on Instances with Site Overassignment Errors
	Show Fixed Color on Instances with Fixed Placement
	Show Locked Color on Instances with Locked Placement
	Show Site Borders on Placed Instances
ır	e 38: Instance state render management on the Floorplanner preferences

Figure 38: Instance state render management on the Floorplanner preferences page

Uniquely among the object types, Nets may display both their Selection and Highlight states simultaneously in the Floorplanner View, though this is disabled by default (for performance reasons). By default, when Nets are displayed in the Floorplanner View, the Selection color takes precedence over the Highlight color. But Nets, being simple lines, are handled specially, as configured in the Floorplanner View Colors and Layers Preference Page (see page 194). There, it is possible to choose to have the Net Highlight rendered on top of the Net Selection, or vice versa. It is also possible to choose which line thickness (width) shall be used to render both the Selection line and the Highlight line for the net. By making the bottom line thicker than the top line, it is thus possible to have a "halo" effect of one color outlining the other color for the same Net(s).

Nets/Routes Always Show Highlighted Ne	ets
Always Show Selected Nets	
Show Selected Nets on Top of	of Highlighted Nets
Thickness of Highlighted Nets	1
Thickness of Selected Nets	3

Figure 39: Example (non-default!) Floorplanner preference configuration allowing simultaneous display of both Selection and Highlights for Nets

Floorplanner performance warning

Choosing to render Highlighted Nets thicker than a single pixel wide may have a significant negative performance impact upon Floorplanner rendering speeds of large designs at some customer sites. Exact details will depend upon specifics of the workstation's hardware, OS/kernel version, and the active desktop graphics rendering library.

Rendering Selected Nets at a thickness greater than one is expected to have little-to-no performance impact upon Floorplanner rendering speeds.

Batch Mode Highlighting

 \mathbf{A}

Batch-mode highlights in Tcl are supported through the use of the optional -batch command-line flag for the highlight (see page 476) command. This flag blocks the transmission of incremental highlight updates to the ACE GUI, significantly speeding up execution times when applying multiple scripted highlight changes in sequence. Once all batched changes to the highlights have completed, the user must then call apply_highlights to send the highlight updates to the GUI for display.

```
Example Tcl sequence to highlight all instances orange, except instance names starting with 'temp'
highlight [find {*} -insts] -rgb {255 128 0} -batch ;# applies orange highlight to all insts
highlight [find {temp*} -insts] -batch ;# removes highlights from all insts
starting with "temp"
apply_highlights ;# sends pending highlight changes to GUI
```

Pre-Placing a Design

Placing an Object

Currently in ACE, there are two types of objects that can be placed: instances and ports. Placing a port is equivalent to placing the instance that the port is connected to in the design.

There are two types of manual pre-placement in ACE: soft and fixed. Fixed placement locks the placement of an instance to a site such that the placer is not allowed to move the instance to another site. Fixed placement is the only type of pre-placement command recommended. Soft placement is used as a global placement hint to the placer.

Soft placement is not fully functional.

To begin pre-placement activity, the **Run Prepare** flow step for the active implementation must be run. Placing an object automatically resets the flow status to start over from the **Run Prepare** step.

To place an object from the Search View (see page 151), Selection View (see page 155), or Netlist Browser View (see page 123):

1. In the **Placement** (*****) section of the Floorplanner View (see page 89)'s fly-out palette, check the placement options desired.

Fixed placement is recommended for all pre-placement.

- 2. Pan and zoom the Floorplanner view until the destination placement site is visible.
- 3. In the starting view (Search view, Selection view, or Netlist Browser view), click and drag the desired object from the starting view onto the desired destination placement site in the Floorplanner view.

In the icon on the now-placed object in the Search view, Selection view, and/or Netlist Browser view is now updated to reflect the placement status.

To re-place an object within the Floorplanner view (move from one placement site to another):

This operation alters an existing site assignment (placement) for an instance. Sometimes it is helpful to start with a fully placed and routed design, and then fine-tune the placement using this operation.

Be aware that changing the placement of an already-placed object clears the current routing data for all connections to and from that instance.

1. In the **Placement** (*****) section of the fly-out palette, check the placement options desired.

Fixed placement is recommended for all pre-placement.

- 2. Click on the **Placement Tool** (*****) on the view toolbar to change the mouse behavior within the view to drag and drop placement mode.
- 3. Pan and zoom the Floorplanner view until both the to-be-moved instance and its intended destination placement site are visible.
- 4. In the Floorplanner view, click and drag the placed instance from its current placement site onto the new placement site.

Changing Between Fixed and Soft Placement

There are two types of placement in ACE: soft and fixed. Fixed placement locks the placement of an instance to a site such that the placer is not allowed to move the instance to another site. Fixed placement is the only type of preplacement command recommended. Soft placement is used as a global placement hint to the placer.



Soft placement is not fully functional.

Fixing placement of soft-placement objects

To fix placement with key-strokes:

- 1. In the **Selection** () section of the Floorplanner View (see page 89)'s fly-out palette, check the object types whose placement should be fixed.
- 2. Press and hold the 'f' key on the keyboard to start a selection rectangle at the current mouse position.
- 3. Drag the mouse while holding down the 'f' key on the keyboard to create a selection rectangle which includes the objects desired. Then, release the key to fix the placement of the enclosed objects.

To select objects with the Selection Tool:

- 1. Select the **Selection Tool** () from the Floorplanner View (see page 89)'s toolbar. From the **Selection** section of the fly-out palette, check the object types whose placement you wish to fix. Also, ensure the Action control is set to **Fix Placement**.
- Click and drag with the left mouse button in the view to create a selection rectangle. Optionally, hold CTRL down to add to the selection.
 Note: Not using CTRL will clear the previous selection.
- 3. Release the mouse button to fix the placement of the activated objects in the selection.

Un-fixing (softening) placement of fixed-placement objects

To un-fix placement with key-strokes:

- 1. In the **Selection** () section of the Floorplanner View (see page 89)'s fly-out palette, check the object types whose placement should be un-fixed.
- 2. Press and hold the 'u' key on the keyboard to start a selection rectangle at the current mouse position.
- 3. Drag the mouse while holding down the 'u' key on the keyboard to create a selection rectangle which includes the objects desired. Then, release the key to un-fix the placement of the enclosed objects.

To select objects with the Selection Tool:

- 1. Select the **Selection Tool** () from the Floorplanner View (see page 89)'s toolbar. From the **Selection** section of the fly-out palette, check the object types whose placement you wish to fix. Also, ensure the Action control is set to **Un-fix Placement**.
- Click and drag with the left mouse button in the view to create a selection rectangle. Optionally, hold CTRL down to add to the selection.

Note: Not using CTRL will clear the previous selection.

3. Release the mouse button to un-fix the placement of the activated objects in the selection.

Group Placement Mode

Advanced Functionality

Group placement mode is advanced functionality, and has multiple failure cases. Group placement should only be attempted by expert users who understand all the caveats.

During normal drag-and-drop placement operations (when **Group Placement** is disabled), users only alter the placement of a single instance.

A

ACE User Guide (UG070)

When **Group Placement** is enabled, ACE attempts to *shift* the placement of all instances in the current ACE selection set. Group placement cannot be used on instances that are not already placed – attempting to perform group placement on unplaced instances will fail.

When group placement is attempted, the placement shift is based upon the relative change in placement site coordinates of a single *anchor* instance. The anchor instance is the instance which is dragged-and-dropped. The relative change is calculated based upon the coordinates of the anchor instance's initial site and the destination site

If the starting site coordinates of the anchor instance are at (X=15000, Y=30000) and the destination site coordinates for the anchor instance are at (X=20000, Y=40000), then the coordinate shift is (X=+5000, Y=+10000). For each instance in the selection set, this coordinate shift will be applied to that instance's starting site coordinates; the resulting X and Y values will be the coordinates where the destination site will be sought for that instance. If no destination site is found at those adjusted coordinates, the entire group placement adjustment is aborted for all instances, and none of the instances will be moved. All instances would be left untouched in their initial placements, including the anchor instance which was dragged-and-dropped.

Reminder: The anchor instance must already be a member of the ACE selection set when the drag is initiated. All other instances in the selection set must also already be placed before the group placement drag is initiated. When choosing a drop location for the anchor instance, keep in mind that all other instances in the selection set must have sites at the same relative coordinate offsets from both the anchor instance's starting placement and ending placement. If an ending placement site is not found for any instance at the expected coordinate offsets, the entire group placement adjustment operation is aborted, and all instances will remain in their initial placements.

Adjusting the existing placement of a group of selected instances:

- 1. Empty the ACE Selection Set (as seen in the Selection View (see page 155)).
- 2. Select all the instances that should take part in the group placement adjustment, so that they are added to the ACE Selection Set.
- 3. Ensure that all instances in the ACE Selection Set are already placed. (The icon for the instances in the Selection View should be either ✓ for Soft Placement or 🔒 for Fixed Placement.)
- 4. Ensure that the **Fixed Placement** checkbox (within the Floorplanner View (see page 89)'s fly-out palette) is in the desired state.
- 5. Enable Group Placement mode by clicking the checkbox (within the Floorplanner View's fly-out palette)
- 6. Choose which placed, selected instance will be the anchor instance, then scroll and zoom the Floorplanner until both the initial site and destination site for the anchor instance are plainly visible.
- 7. Double-check that all other instances in the selection set will have corresponding destination sites.
- 8. Drag the anchor instance from it's initial placement to the destination site. If all initial requirements were met, and if destination sites were found for all selected instances at the calculated offsets, then the GUI will issue a bulk Tcl set_placement command for all selected instances, and the instances should move to the new sites.
- 9. Disable Group Placement mode by clicking the checkbox (within the Floorplanner View's fly-out palette)

Group Placement pays attention to the Fixed Placement checkbox

Be aware that when a group placement adjustment succeeds, when the new placement is applied, the current state of the Floorplanner View's **Fixed Placement** checkbox will affect all adjusted placements.

If **Fixed Placement** is checked, then all adjusted placements will now be fixed, regardless of whether they initially had soft or fixed placement. If **Fixed Placement** is unchecked, then all adjusted placements will now be soft, regardless of whether they initially had soft or fixed placement.

All routing to and from the moved instances will be cleared after the placement.

A

See also: Floorplanner View (see page 89), Selection View (see page 155), Selecting Floorplanner Objects (see page 292), Deselecting Floorplanner Objects (see page 293), select, deselect, set_placement

Removing Placement

To un-place objects with key-strokes in the Floorplanner View (see page 89):

- 1. Ensure the Instances checkbox is checked in the Selection () section of the view's Fly-out Palette.
- 2. With the mouse positioned in the Floorplanner view, press and hold the 'r' key on the keyboard to start a selection rectangle at the current mouse position to remove placement of objects.
- Drag the mouse while still holding down the 'r' key to create a selection rectangle including the objects to be unplaced.
- 4. Release the key to un-place all the objects contained by the selection rectangle.

To un-place objects with the **Selection Tool** () in the Floorplanner view:

- 1. Select the Selection Tool (🗟) from the view toolbar.
- 2. In the **Selection** () section of the view's fly-out palette:
 - a. Set the Action control to Remove Placement.
 - b. Ensure the Instances checkbox is checked
- 3. Click and drag with the left mouse button in the view to create a selection rectangle.
- 4. Release the mouse button to un-place all the objects within the selection rectangle.

It is also possible to un-place objects using the right-click context menu in the Floorplanner view, Search View (see page 151), and Selection View (see page 155).

The fastest way to un-place multiple objects is to add them all to the ACE Selection Set (as shown in the Selection view; see Selecting Floorplanner Objects (see page 292)), and then un-place all of them at once by performing any one of the following:

- In the Selection view, right-click the mouse on the **Instances** node in the tree, then choose **Unplace All Instances in ACE Selection Set**.
- In the Floorplanner view, right-click the mouse anywhere on the floorplan, then choose **Unplace All Selected Instances**.
- In the Tcl Console View (see page 164), type: "run_unplace -insts [get_selection]". (See run_unplace.)

Performance Tip:

It is always faster to un-place multiple objects at once instead of individually, especially when a very complex net (like a clock net) is affected.

Saving Pre-Placement Constraints

To save the current placement to disk as pre-placement constraints in $\tabularcent placement$ to disk as pre-placement constraints in $\tabularcent placement$

- 1. Place objects in the design as described in Placing an Object (see page 297).

3. Configure the dialog with appropriate options and click **Finish**.

After clicking **Finish**, the pre-placement files are saved to disk. If the option was selected to automatically add the files to the current project, then the Projects view shows the new files under the active project's Constraints folder.

Using Pre-Placement in the Flow

Types of Pre-Placement

There are three ways you can pre-place instances in ACE:

- After the **Run Prepare** flow step, interactively pre-place instances using the ACE GUI's drag and drop placement features, or using the "set_placement -fixed" TCL command in the TCL Console
- Include a PDC constraints file in your ACE project that uses "set_placement -fixed" TCL commands to preplace the instances
- Set the location parameter on the instance primitive in the user design RTL (not recommended). The location parameter is effectively the same as doing "set_placement -fixed" on that instance.

Using the "set_placement -fixed" commands in a PDC constraints file is recommended. If you use the location parameter in the user design RTL, then the RTL must be changed and re-synthesized to update the pre-placement.

ACE applies pre-placement from user design RTL and PDC constraints at the end of **Run Prepare** in two stages. First, it loops over all instances that have the location parameter set and internally calls "set_placement -fixed" on each instance and then prints the log file message "Applying defparam placement of <instance> to location <location>.". So you can look in your log file or TCL console and see messages for each instance placed with the location parameter. Next, the **Run Prepare** step applies all the set_placement commands in the PDC files. If you have a set_placement will override the placement set in the location parameter. There is no warning message. It is the same as having two set_placement commands in the same PDC file that place the same instance. The last set_placement command always wins.

We recommend using only the PDC method.

Recommended Typical Flow

To use pre-placement in the flow, it is recommended to first create the pre-placement constraints:

- 1. Run the **Run Prepare** flow step on the active implementation
- 2. Switch to the Floorplanner perspective and place all the objects for pre-placement (using fixed placement). See Placing an Object (see page 297) for details.
- 3. Then, save the pre-placement and automatically add it to the project (see Saving Pre-Placement Constraints (see page 301)).
- 4. Optionally, a pin assignment report can be generated for the current placement with the report_pins (see page 484) Tcl command.
- 5. Resume running the flow. The pre-placement data is used in the place and route solution.

Then, it is recommended to include the pre-placement constraints in the project for future runs:

- 1. The next time the flow is run with this implementation, ensure that in the Options View (see page 127), the new pre-placement constraints files are enabled.
- 2. Then, simply run the **Run Prepare** flow step. The pre-placement constraints are automatically applied. A pin assignment report is also automatically generated during **Run Prepare**.

3. Optionally, to see that the objects are pre-placed, switch to the Floorplanner perspective to view the placement.

Analyzing Critical Paths

Critical paths are computed by timing analysis. Timing analysis can be run at several points in the Flow (see page 217), as indicated in the Flow View (see page 97). Timing analysis can be repeated with different Implementation (see page 213) options without having to re-run the rest of the flow, by double-clicking the appropriate **Run Timing Analysis** Flow Step. (see page 218)

The results of timing analysis are shown in a Timing Report (see page 223), which is automatically displayed as timing analysis completes. The most recently generated version of each timing report file is always available in every Implementation's reports sub-directory.

The active critical paths may also be viewed in the Critical Paths View (see page 85) and the Critical Path Diagram View (see page 81). Unlike the reports, the views only show the critical paths for the Active Project and Implementation (see page 217). When the active implementation changes, the two views are cleared. Also, the views are only populated when timing analysis is run for the active implementation during that same ACE session. The timing analysis data is not saved in the acxdb file, and must be re-created every session to guarantee correctness.

👩 Tip

While users may view a generated timing report from an Implementation's reports directory at any time, including in later ACE sessions, the two critical path views only show data from the most recent timing analysis within the current ACE session.

Generating Timing Reports

A Timing Report (see page 223) is generated and displayed in the GUI whenever one of the **Run** ... **Timing Analysis** Flow Steps (see page 218) is run. Timing reports may also be generated at any time from Tcl by running the appropriate flow step (run -step flow_step_name) or with the run_timing_analysis command.

Timing reports can be found in the implementation's (see page 213) reports directory, available for browsing via the Projects View (see page 144). In addition to the HTML report files displayed in the GUI, there are equivalent report files in text and csv (spreadsheet) formats.

The Timing Analysis implementation options (see page) in the Options View (see page 127) determine how timing analysis is run and the amount of report information which will be generated.

Critical paths will also be displayed in the Critical Paths View (see page 85). The Path ID can be used to crossreference between the Critical Paths view and the timing reports.

ACE also allows generating timing report across all temperature corners. ACE supports place and route across all temperature corners i.e. Place & Route will be optimized and timing reported across all temperature corners by enabling the "Report all temperature corners" under the Options (see page 127) --> Timing Analysis (please refer to Table:Timing Analysis Implementation Options under Options View (see page 127)).

The corresponding example ACE TCL command (see page 444) to set the required implementation option to enable this feature is:

set_impl_option -project "wgl" -impl "impl_1" "report_sweep_temperature_corners" "1"

E Options 🛙	
Project: wgl Implementation: impl_1	
Design Preparation	
Advanced Design Prep	aration
Place and Route	
- Timing Analysis	
Number of critical paths	100
Number of worst paths	100
 Report all temperature 	corners

Figure 40: Timing Analysis Options View

Highlighting Critical Paths

The Floorplanner can only display routed paths. Paths which are not routed cannot be displayed in the Floorplanner.

To highlight a routed critical path in the Floorplanner View (see page 89):

- 1. First, run one of the timing analysis flow steps to generate critical path data.
- 2. Then, in the Critical Paths View (see page 85), browse through all reported critical paths.
 - a. By default, highlight colors of setup/hold violations are arranged in a gradient from red to yellow according to the slack's distance from zero.
 - b. Paths with a positive slack (setup/hold met) are colored green by default.
- 3. To highlight a path in the Floorplanner, simply check the box for the desired path in the Highlight column of the table within the Critical Paths View (see page 85). To un-highlight a path, simply uncheck the box.

Tip: Critical Path Highlight Colors May Be Changed

The highlight color of each individual critical path can be changed by clicking on the color chooser box in the Highlight column of the Critical Paths View (see page 85) table. In the color chooser dialog, select the desired color for that path and click **OK**.

Selecting Critical Path Objects

In order to manipulate objects (for example, by pre-placing them) on a critical path, it is convenient to add them to the current ACE selection set (as displayed in the Selection View (see page 155)) for easy access. Note that once they are in the ACE selection set, they will change their color to the selection color (the selection color overrides all other colors, including highlight colors).

To add a critical path to the current selection:

- 1. In the Critical Paths View (see page 85), click on the table row containing data for the desired path to select objects for.

The path is now added to the selection in the Selection View (see page 155) and is shown with the selection color in the Floorplanner View (see page 89).

To add a critical path's pins to the current selection:

- 1. In the Critical Paths View (see page 85), click on the table row containing data for the desired path to select objects for.
- 2. To add the path's pins to the current ACE selection set, click on the **Select Pins** toolbar button (In the Critical Paths View (see page 85) toolbar.

The pins are now added to the selection in the Selection View (see page 155) and are shown with the selection color in the Floorplanner View (see page 89).

To add a critical path's instances to the current selection:

- 1. In the Critical Paths View (see page 85), click on the table row containing data for the desired path to select objects for.
- 2. To add the path's instances to the current ACE selection set, click on the **Select Instances** toolbar button (*****) on the Critical Paths View (see page 85) toolbar.

The instances are now added to the selection in the Selection View (see page 155) and are shown with the selection color in the Floorplanner View (see page 89).

To add a critical path's nets to the current selection:

- 1. In the Critical Paths View (see page 85), click on the table row containing data for the desired path to select objects for.
- 2. To add the path's nets to the current ACE selection set, click on the **Select Nets** toolbar button (◄,) on the Critical Paths View (see page 85) toolbar.

The nets are now added to the selection in the Selection View (see page 155) and are shown with the selection color in the Floorplanner View (see page 89).

Zooming to Critical Paths

To zoom the Floorplanner view (see page 89) to a critical path's region:

- 1. In the Critical Paths view (see page 85), click on the table row containing the desired critical path data.
- 2. To zoom to the path in the Floorplanner view (see page 89), click on the **Zoom to Path** toolbar button (Q) on the Critical Paths view (see page 85) toolbar.

Note

This action only applies to routed designs.

Printing Critical Path Details

To print the details of a critical path to the Tcl Console view (see page 164) :

- 1. In the Critical Paths view (see page 85), click on the table row containing data for the desired path to print details for.
- 2. To print the details text, click on the **Print Path Details** toolbar button (📴) on the Critical Paths view (see page 85) toolbar.

🔉 Tip

Critical path details are also available in the timing report (see page 223).

Using Critical Path Diagrams

The Critical Path Diagram View (see page 81) provides a graphical representation of a single critical path; these paths are each selected from the table in the Critical Paths View (see page 85). The graphical representations will consist of circular nodes (representing instances) connected by arrows (representing one or more nets).

Tip

To quickly look at the diagrams for all the critical paths, make sure both the Critical Paths View (see page 85) and Critical Path Diagram View (see page 81) are visible. Then click on a row in the Critical Paths view's table. Now use the keyboard **Up** and **Down** arrow keys to change which row is selected in the table - the Critical Path Diagram view's diagram will be updated to graph the relevant critical path.

Graph Elements

The graphical diagram is made up of Nodes and Arrows. The information represented by the Nodes and Arrows (and their supporting text) can vary depending upon the current settings in the diagram's fly-out palette (see page).

Nodes

Primary graph nodes (the larger circles in the diagram) represent the key instances or Turn Points on the critical path. Intermediate nodes (when enabled) are smaller circles, representing instances the data passes through while flowing between Turn Points. Several useful pieces of information are available for each graph node; these may be enabled and disabled via the fly-out palette. Note that some information will be hidden when the graph node (circle) is too small to contain it; to see all enabled information, the diagram will have to be zoomed in. Configurable tooltips can be used to see information that would otherwise be hidden due to insufficient drawing area.

Arrows

The arrows connecting the graph nodes in the diagram represent the nets connecting the object instances. They too can display various pieces of information that may be enabled and disabled via the fly-out palette. In addition to the arrow's direction, the line types making up the arrow also represent important information.

Bold arrows, visible when the **Intermediate Nodes** fly-out palette setting is disabled, represent one or more nets and any hidden intermediate nodes, lumped into a single abstraction. Bold arrows, since they potentially represent multiple nets and hidden intermediate instances, may only display text for their cumulative ps of **Delays**. **Net Names** and **Fanouts** are never displayed for bold arrows, since they make no sense in this context.

Skinnier arrows will be shown when the **Intermediate Nodes** fly-out palette setting is enabled - these will each represent an individual net. Because these skinnier arrow each represent individual nets connecting the instances, the individual nets' **Fanouts** and **Net Names** may also be displayed for each arrow, in addition to the **Delays**.

Critical Path Diagram Types

Different types of critical paths may have different visual representations. (The **Type** column in the Critical Paths View (see page 85)'s table provides the critical path type of each row.)

All path types are displayed as a straight line of objects connected by arrows.

Adding Portions of the Graph to the ACE Selection Set

Once the graph has helped the user track down which nets and/or instances they wish to tweak for timing purposes, it can be helpful to find those objects in the Floorplanner View (see page 89). To do so, the user may use the techniques described in Selecting Critical Path Objects (see page 304), or they can add specific nodes and arrows from the graph to the ACE Selection Set, and use the **Zoom to Selection** button in the Selection View (see page 155) to cause the Floorplanner View (see page 89) to scroll and zoom so that all the selected objects are visible.

Viewing Critical Paths in the Schematic Viewer

Currently, ACE does not have its own built-in schematic viewer. Viewing critical paths must be done in the synthesis tool. In order to facilitate this, ACE can optionally generate a Tcl script with find commands for objects along each critical path.

To view critical paths in the synthesis tool:

- 1. In the Critical Paths view (see page 85), click on the **Save Script File** toolbar button (😓) to open the Save Script File dialog (see page 185).
- 2. Enter a valid file in the Save Script File dialog (see page 185) and click Save.
- 3. Source the saved script file from within the synthesis tool's Tcl prompt.
- 4. After the file is sourced, open the synthesis tool's schematic viewer. At the Tcl prompt, type "select_one_path path path_id>"
 to view a given path, where the path_id> is the value from the Path column of the table in the Critical Paths view, and/or the Path Id value from one of the Timing Reports (see page 223).

Applying and Checking Properties

Applying Properties

There are three methods to apply properties, detailed below. More information and examples can be found in Synthesis Optimizations in the *Synthesis User Guide* (UG071).

defparam

Properties can be applied as defparams on a module or module port in the RTL black-box library. Applying defparams is an internal only method and sets the default value of the property for all instances of that module, or instance pins of a port.

RTL Attribute

Attributes can be set in the RTL to show the design intent and to guide both Synplify and ACE. Synplify attributes are detailed in the Synplify help manual. ACE attributes can also be set in the RTL, and these are passed by Synplify to ACE. Attributes can be applied in both Verilog-2001 and SystemVerilog formats, as shown below:

In certain cases it is necessary to set both a Synplify and an ACE attribute when if, without the Synplify attribute, the object may be optimized or reduced. For example, if it is required to keep a register, then Synplify will require the syn_preserve attribute to ensure the register is in the netlist output to ACE, and ACE will require the must_keep attribute to keep the subsequent register. Similar situations arise with directing and controlling fanout, where both syn_maxfan (Synplify) and fanout_limit (ACE) may be required. This requirement is a result of the fact that Synplify Pro does not propagate its own syn_* attributes on to ACE in the gate-level netlist.

set_property Tcl Command

The set_property command can be applied in a PDC file to an object. See set_property (see page 504) for full details.

set_property IOSTANDARD {"LVCMOS18"} {p:led_anode[0]}

Checking Whether Properties Were Applied

It is recommended to use the Synplify technology viewer to verify that properties were applied during Synplify. Selecting the object and then selecting "properties" will list the properties which will be passed to ACE. In addition, the netlist can be searched for the appropriate object, and the properties checked.

Within ACE, examine the object using the Properties View (see page 148), or use the display_properties (see page 454), get_properties (see page 472), or get_property (see page 472) Tcl commands.

Configuring External Connections to Hardware

ACE includes features supporting interactions with running hardware through both the JTAG and DCC interfaces.

The ACE JTAG connection utilizes a Bitporter pod or FTDI FT2232H device and (under the covers) the acx_stapl_player to interact with an Achronix FPGA. The JTAG interface is used by the Download View (see page 87), Snapshot Debugger View (see page 159), JTAG Browser View (see page 112), and the HW Demo View (see page 100). The automated SerDes Link Tuning will also use JTAG.

For more details on managing the physical connection between the workstation, the Bitporter pod or FTDI
 FT2232H device, and the FPGA board, see the *Bitstream Programming and Debug Interface User Guide* (UG004), as well as any documentation specific to the development board.

The ACE DCC connection utilizes a direct serial connection (over a dedicated USB cable, kept separate from the Bitporter) to interact with the Achronix development board. The DCC interface is used by the HW Demo View (see page 100).

Configuring the DCC Connection

The ACE DCC (Demo Command and Control) connection is how the ACE software communicates with demo and/or reference designs running on Achronix hardware. The DCC connection is managed using the Configure DCC Connection Preference Page (see page 190).

Background Info

The ACE DCC connection utilizes a direct serial RS232 connection through a simple on-board 2-pin interface, over a dedicated FTDI USB Serial Port cable. The DCC interface does not make use of the Bitporter. The DCC protocol is currently not a published standard, and is only meant to be used with Achronix demo/reference designs running on Achronix FPGAs on Achronix boards. The DCC interactions perform individual register reads and writes, and are executed using a handful of simple Tcl commands.

Installing DCC USB Drivers

The necessary USB drivers for the DCC cable are included in the ACE download. They will need to be installed before the DCC cable is connected.

Windows

When running the ACE installer, simply make sure the setting for "FTDI CDM USB drivers for the Development Board DCC interface" is checked. When the installer completes, the DCC cable may be connected.

Linux (not currently supported)

The necessary FTDI USB drivers are already included in supported Linux distros. If the user's distro-supplied USB drivers do not work correctly, the necessary drivers may be downloaded from the FTDI website. Contact Achronix support if you need help finding the Linux drivers.

Configuring the USB drivers

The DCC cable USB drivers will automatically choose a serial port to be redirected to the USB cable. Users may need to view and/or change which serial port is chosen.

Windows

To see which serial (COM) port is being used by the driver, go to the Windows Device Manager, and look under "Ports (COM and LPT)". The COM port we want will be shown as "USB Serial Port (COM*)", with the actual COM port number included.

🚔 Device Manager	
File Action View Help	
# 學 Ports (COM & LPT)	*
- TP ECP Printer Port (LPT1)	
USB Serial Port (COM4)	
> - Processors	
Sound, video and game controllers	
Storage controllers	E
> 📲 System devices	
h - B Universal Serial Rus controllers	*

To change which COM port is being used by the USB cable, right-click the USB Serial Port entry, and then choose **Port Settings -> Advanced**, and select the alternate COM port to be used.

Linux (not currently supported)

Contact Achronix support for the latest information about finding or changing the DCC cable's serial port assignment.

Configuring ACE

Once the user knows which serial port is being used by the DCC cable, ACE needs to be configured to use that same serial port.

Open the Configure DCC Connection Preference Page (see page 190) (Window -> Preferences -> Configure DCC Connection), then populate the Port Name field with the serial port name the DCC cable is using. The exact port names used will vary according to the operating system in use.

In Windows, this will be a COM port, typically one of COM1 through COM9. COM3 is the most frequent (and thus default) choice.

In Linux, the serial ports will be named /dev/ttyS* with the '*' being replaced by a number. This will typically be one of /dev/ttyS0 through /dev/ttyS9.

Configuring the JTAG Connection

Achronix currently supports two JTAG Programmer Device types: the Bitporter pod, and the FTDI FT2232H device. While in the simplest cases a user site may only have a single JTAG Programmer Device connected to a JTAG scan chain containing a single Achronix FPGA, many sites will have multiple JTAG Programmer Devices, and/or multiple devices within the connected JTAG scan chain. For these reasons, the ACE tools need to be able to specify both which JTAG Programmer Device Connection to use, and which JTAG scan chain member is relevant.

The various tools within ACE will pull their choice of JTAG Programmer Device and JTAG scan chain configuration from a few different locations, mostly based upon the usage model of the ACE tool itself.

The primary sources of JTAG Programmer Device and JTAG configuration information include:

- The GUI's Configure JTAG Connection Preference Page (see page 191)
- The Implementation Options (see page 213), as managed within the Options View (see page 127). (Note that the implementation options for the JTAG scan chain values get saved in the STAPL *.jam bitstream file during the Run Bitstream GenerationFlow Step (see page 218), when that file is being created.)
- Command-line overrides

The GUI Views responsible for live FPGA interactions will retrieve their JTAG Programmer Device and JTAG connection details from the Configure JTAG Connection Preference Page (see page 191). Tools that generate a new bitstream for an implementation (typically during the Flow (see page 217), but some may also be triggered ad-hoc) will retrieve the JTAG Scan Chain values from the appropriate Implementation Options (see page 213) as managed by the Options View (see page 127) in the "Bitstream Generation" group; these JTAG Scan Chain values are then saved in the STAPL *.jam bitstream file for later use during downloads. The various STAPL / download tools may take their settings from the preferences, may take them from the current implementation options, may take them from the STAPL *.jam file, or may take them from the command-line, depending upon how the tool is typically used.

Note

In the acx_stapl_player is shipped as a part of the ACE software. While it is used automatically behind-the-scenes by ACE for all JTAG interactions, it may also be used manually from the operating system's shell / command-line. The use of this tool is covered in detail within the *Bitstream Programming and Debug Interface User Guide (UG004)*.

Special Note For Sites With More Than One Connected FPGA

The interactive members of the ACE tools currently assume that only a single FPGA will be of interest to a user at a time, and those interactive tools all share a single configuration for the user on the Configure JTAG Connection Preference Page (see page 191). This single configuration is stored per-user, and is not unique per-design or per-implementation.

At sites with more than a single connected FPGA, users must remember to change the JTAG Programmer Device and JTAG scan chain values stored on that preference page every time they wish to alternate between FPGAs.

JTAG Programmer Device Connection

It is often possible that multiple JTAG Programmer Devices are visible from a single workstation. Because of this, users must configure ACE software to know which JTAG Programmer Device is intended to be used. The GUI's JTAG Programmer Device and JTAG connection details are managed primarily through the Configure JTAG Connection Preference Page (see page 191) (for interactive GUI tools) and the Implementation Options within the Options View (see page 127) (for tools called within the Flow (see page 217)).

Bitporter pods may be damaged if improperly connected or power-cycled!

Users must read the *Bitstream Programming and Debug Interface User Guide (UG004)*, as well the user guide (s) specific to their development kit, before physically connecting the Bitporter's JTAG ribbon cable to the JTAG header on the development board.

A

This section describes how to configure ACE to communicate with an already-connected JTAG Programmer Device. For more details on managing the physical connection between the workstation, the JTAG Programmer Device, and the FPGA board, see the *Bitstream Programming and Debug Interface User Guide (UG004)*, as well the user guide(s) specific to the development kit, and any related release notes.

The *Bitstream Programming and Debug Interface User Guide* (UG004) also covers additional details about testing JTAG Programmer Device connections, JTAG Programmer Device naming / addressing, and managing connections to multiple devices.

ACE uses the acx_stapl_player command-line tool to run STAPL programs for all ACE JTAG operations. The acx_stapl_player is able to automatically detect the presence of JTAG Programmer Devices over USB, and Bitporters over Ethernet (if the Bitporter pod is on the same subnet as the workstation running acx_stapl_player). If multiple JTAG Programmer Devices are detected, and ACE has not been told which of the JTAG Programmer Devices (by name) should be used, STAPL program execution will fail, because ACE doesn't dare pick a JTAG device randomly.

It is strongly recommended that ACE users choose to specify their chosen JTAG Programmer Device by name in all cases, instead of relying upon auto-detection. Not only will this avoid problems if additional JTAG Programmer Devices are connected at a later date, but connections to named devices will be faster to initiate.

Performance Tip

Users can save several seconds of initialization time on every JTAG connection if their JTAG Programmer Device is specified by name instead of using auto-detection.

The details of JTAG device naming are covered thoroughly in the *Bitstream Programming and Debug Interface User Guide (UG004)*. As a simple summary, FT2232H devices are named by their serial number, and Bitporter pods are named with a three-letter prefix for the connection type, and a suffix. Bitporter Pods connected over USB will use the

prefix of 'usb' and be addressed by their serial number (which should be visible on a sticker on the pod itself), like 'usb12345' for a serial number of 12345. Bitporter pods connected over Ethernet will use the 'net' prefix and their IP address as the suffix, like 'net192.168.1.123' for an IP address of 192.168.1.123.

JTAG Scan Chain

The JTAG specification supports multiple devices being connected in sequence, sharing a single set of JTAG pins on the board. These devices are said to be on the same JTAG scan chain. In order for ACE to successfully communicate with any target device in a scan chain, ACE must be told the scan chain configuration on the Configure JTAG Connection Preference Page (see page 191).


JTAG Scan Chain	
IR Bits Before Target FPGA Device	0
IR Bits After Target FPGA Device	0
Target FPGA Device Offset in Scan Chain	0

Figure 41: JTAG Scan Chain Fields, from the Configure JTAG Connection Preference Page

Note

In the default JTAG scan chain preference values, all zeros, is always correct for single-device scan chains. For multi-device scan chains, the defaults of all zeros will never work.

When multiple FPGA devices are attached to the same JTAG scan chain, the user must specify which FPGA device is the target. Because different FPGA devices have different instruction sizes, the total instruction length before and after the target must be specified as well.





The **Target FPGA Device Offset in Scan Chain** specifies the ordinal position relative to the Bitporter. The device closest to the Bitporter (technically, the device closest to the board's JTAG TDI pin) has a target offset of 0.

The number of instruction register (IR) bits before the target FPGA device is specified under **IR Bits Before Target FPGA Device**, while **IR Bits After Target FPGA Device** specifies the number of IR bits that follow the target FPGA device in the chain. Achronix FPGA devices have an instruction size of 23 bits. Hence, in the above example, if all devices were Achronix FPGA devices, there would be 23 instruction bits before the target, (23 instruction bits in the target,) and 46 instruction bits after the target.

In JTAG, the least significant bit enters the scan chain first, while the most significant bit enters the scan chain last. From the perspective of ACE, *before* refers to the more significant bits in the scan chain, and *after* refers to the less significant bits in the scan chain. Instruction bits before the target will not be scanned through the target FPGA. Instruction bits after the target's instruction bits will be scanned through the target FPGA before arriving at their scan chain destination. The key detail is that ACE thinks of the before/after terminology from the perspective of where the bits ultimately land in the

instruction registers, NOT in terms of when the bits pass through the JTAG TDI pin, and NOT in terms of the sequence in which the bits pass through the target device.

Thus, in a chain of four Achronix FPGAs (each FPGA instruction register consists of 23 bits, the total IR bits = $4 \times 23 = 92$ IR bits,) to specify the device closest to the TDI pin, the initial device (IR scan chain bits [91:69]) requires an entry of 0:69: 0 for the three ACE scan chain configuration values. The first 0 for **IR Bits Before Target FPGA Device**, 69 for **IR Bits After Target FPGA Device**, and 0 for **Target FPGA Device Offset in Scan Chain**. The second Achronix FPGA in a chain of four would be 23:46:1, the third would be 46:23:2, and the fourth would be 69:0:3.

Table 121: Example Scan Chain Values for a Series of Four Achronix FPGAs in the Same Scan Chain

Device (IR bit Range Within 92- bit IR Scan Chain)	IR Bits Before Target FPGA Device	IR Bits After Target FPGA Device	Target FPGA Device Offset in Scan Chain
0 (bits [91:69])	0	69	0
1 (bits [68:46])	23	46	1
2 (bits [45:23])	46	23	2
3 (bits [22:0])	69	0	3

Specifying a single-device chain (where there's nothing in the chain except the solo target device) would always require an entry of 0:0:0. There are zero IR bits before the target device, zero IR bits after the target device, and it is the device closest to the TDI pin in the JTAG scan chain. This single-device scan chain configuration is the default configuration.

Instruction Register Lengths Vary by Vendor and Device

For users new to JTAG, it may be worth mentioning that if non-Achronix devices are in the scan chain, it is extremely likely that their Instruction Registers will not be 23 bits long, thus the before/after bit counts required would not be multiples of 23.

The scan chain Offset number is independent of the IR bit numbers, and is used to derive data register pre- and post-padding, since according to the JTAG specifications, devices being bypassed will always each have a DR length of one.

Warning for Engineers that hand-edit Achronix STAPL (not recommended)

The STAPL programming language (as used in the bitstream *.jam files) has an inverse understanding of bits "before" and bits "after" the target device. (STAPL considers "pre" to be the first bits to enter the board TDI pin, and "post" to be the last bits to enter the board TDI pin.) The following table may help clarify the relationships:

Table 122: STAPL vs. ACE Terminology Differences Regarding before/pre and after/post

Description	GUI Phrasing	STAPL equivalent
IR bit count between board JTAG TDI pin and target FPGA device	IR Bits Before Target FPGA Device	POSTIR
IR bit count between board JTAG TDO pin and target FPGA device	IR Bits After Target FPGA Device	PREIR

ACE User Guide (UG070)

Description	GUI Phrasing	STAPL equivalent
Device count (in scan chain) between board JTAG TDI pin and target FPGA device	Target FPGA Device Offset in Scan Chain	POSTDR
Device count (in scan chain) between board JTAG TDO pin and target FPGA device		PREDR

Running the Snapshot Debugger

The following sections describe how to configure and use the Snapshot Debugger in an end user design.

Details on the Snapshot hardware architecture and use of the ACX_SNAPSHOT user macro can be found in the Snapshot User Guide appropriate to each Achronix device family. These are available at http://www.achronix.com/documentation.html, at the Achronix FTP site (login required), or from an Achronix FAE.

The Snapshot content here in the ACE User Guide will provide a general overview of functionality which is common to all Achronix devices, and is focused on the Snapshot Debugger's user interface for real time insystem debugging.

Snapshot Design Flow

A

The JTAG connection must be configured before using the Snapshot Debugger!

ACE interacts with the FPGA using the JTAG interface through a Bitporter pod or FTDI FT2232H device. This JTAG interface must be properly configured in ACE before using the Snapshot Debugger view. The configuration is managed using the Configure JTAG Connection Preference Page (see page 191), which is easily accessible by pressing the **Configure JTAG Interface** ($\stackrel{e}{=}^{0}$) button in the Snapshot Debugger view. See Configuring the JTAG Connection (see page 310) for more details.

Snapshot is the real-time design debugging tool for Achronix FPGAs. Snapshot, which is embedded in the ACE Software, delivers a practical platform to evaluate the signals of a user's design in real-time, and optionally send stimuli to the user's design.

To utilize the Snapshot debugger tool, the Snapshot macro must be instantiated inside the RTL for the Design-Under-Test (DUT). After instantiating the macro and programming the device, the user will be able to debug the design in the ACE GUI using the Snapshot Debugger view (see page 159) and the VCD Waveform Editor (see page 27), found within the Bitporter perspective (see page 23).




Figure 43: Snapshot Communication with the Snapshot Debugger View within ACE (Running on the Host PC)

When instantiated in a design, the Snapshot macro can be used to interface with any logic mapped to the Achronix FPGA core. The Snapshot macro provides a JTAG / JTAP interface to control/observe debug logic mapped to the core. This allows the ACE Snapshot Debugger view, which drives the JTAG interface, to control / observe the signals associated with the debug logic.

Within the ACE GUI, the Snapshot Debugger view allows a designer to configure an embedded Snapshot Debugger core, interactively arm the core, and generate a VCD waveform output of the collected samples. By default, the generated VCD waveform output will be displayed in the ACE Editor Area using the VCD Waveform Editor (see page 27). The VCD output can also be read into a third-party waveform viewer.

At a high level, to utilize Snapshot the user must first:

- 1. instantiate the Snapshot macro ACX_SNAPSHOT in the user's design
- 2. synthesize the design
- 3. place and route the design in ACE
- 4. generate the Bitstream for the design in ACE
- 5. configure ACE's JTAG connection to the FPGA (see Configuring the JTAG Connection (see page 310))
- 6. program the Achronix device with the Bitstream
 - use of the ACE GUI's Download View (see page 87) is documented in the section Playing a STAPL File (Programming a Device) (see page 331)
 - use of the acx_stapl_player executable on the command-line is documented in the *Bitstream Programming and Debug Interface User Guide* (UG004)

Once those prerequisite steps are complete, the ACE GUI's Snapshot Debugger View (see page 159) allows the user to evaluate/interact with the running design in real-time

The following sections will further explain Snapshot and guide the user through the process.

Accessing the Snapshot Debugger

Open the ACE GUI and Select Your Project

Open the ACE GUI tool, and load or activate your project in the Projects View as shown below. See the Loading Projects, (see page 254) Setting the Active Implementation (see page 261), and Working with Projects and Implementations (see page 252) sections for details.




Figure 44: ACE Tool

Open the Snapshot Debugger

Click the toolbar button to change to the Programming and Debug Perspective ($\stackrel{e}{=}^{0}$) as described in the Working with Perspectives (see page 246) section. The Snapshot Debugger View (see page 159) should be visible by default, as shown below. If not, you can click **Window** \rightarrow **Show View** \rightarrow **Snapshot Debugger** from the main menu bar.

The Snapshot Debugger View (see page 159) should have automatically loaded the default Snapshot configuration file for your project that was generated when you ran your design through place and route, located in <ace_project_dir>/<active_impl_dir>/output/names.snapshot. If it loaded, you will see the correct signal names from your user design in the Trigger Channels, Monitor Channels, and Stimuli tables. If it did not automatically load, you can click the **Load Snapshot Configuration** (P) toolbar button in the Snapshot Debugger View (see page 159) to browse to the location of you preferred *.snapshot configuration file, or manually enter the signal names, channel widths, etc to match your design.

O A	CE - Achronix CA	AD Environment	t - Version	snap	oshot_counter_v3_hd->im	pl_1 (AC22iHD10	00)		
File	Edit Actions	Window He	elp						
ø		2 % ~ 🗈	1 0 9	2 🖻 🖷	😤 📳 🚍				
*	napshot Debug				Change to Program	mming and Debu	g Per	spective	
	Trigger Conditio	ons					-		
	Set up the cond	litions to trigger	the capture of	of data on the	monitor channels.				
	Trigger Mode		Single			•			
	Number of Seq	uential Triggers	3			•			
	Trigger Channe	el Width	38			•	-		
	Trigger Chani	nels							
	Channel	Trigger 1	Trigger 2	Trigger 3	Signal Name	*			
	0	X	X	X	reset_n	=			
	1	х	Х	Х	stimuli_valid	=			
	2	х	Х	Х	arm				
	3	Х	Х	Х	limit_a[0]		=		
	4	х	Х	Х	limit_a[1]		-		
	5	х	Х	Х	limit_a[2]				
	6	х	Х	Х	limit_a[3]				
	7	х	Х	Х	limit_a[4]				
	8	х	Х	Х	limit_a[5]				
	9	Х	Х	х	limit_a[6]	-			
	Load Signal I	Names From Ac	tive Project	Reset Signal	Names				
							-		
	Monitor Channe	els						📮 Tcl Console 🛛 📲 JTAG Diagram	
	Stimuli							ACE Achronix CAD Environment Version	
	Advanced Optic Configure log a		ocations, and	advanced opt	ions			(c) Copyright 2006-2017 Achronix Semiconductor Corp. All rights all messages logged in file C:/Users/ /.achronix/ace_20	reserved. 17_09_07_1
	Pre-Store	0%				•	•	INFO: License ace-v1.0 on server cad12 (9532 of 9800 licenses avail INFO: Installing Reference Design: C:/Users/ /achronix/ref	
	Trigger 1 Sele	ct					5	INFO: Installing Reference Design: C:/Users/ //achronix/ref	designs/S
	Select Usin	ig AND 🔘 Sele	ect Using OR					INFO: Installing Reference Design: C:/Users/ /achronix/ref INFO: Installing Reference Design: C:/Users/ /achronix/ref	
	Trigger 2 Sele	ct						INFO: Installing Reference Design: C:/Users//achronix/ref	
		ig AND 🔘 Sele	ct Using OR					<pre>cmd> ace_internal::enable_reserved all cmd> restore_project "C:/Users//Documents/ACE Demos/snaps</pre>	hot counte
		, o					-	cmd>	The counce
•							P.	<	۱.
∎¢								70M of 245M	
							_		

Figure 45: Snapshot Debugger View

Configuring the Trigger Pattern

The Trigger Channel signal names are automatically configured to the correct values when the names.snapshot file is loaded. The names.snapshot file is generated during design preparation (the **Run Prepare** Flow Step (see page 218)), which contains the user design signal names connected to Snapshot, along with the trigger width and the maximum number of sequential triggers.

Configuring the Trigger Mode

The Trigger Mode option allows the user to select the trigger mode to use when the Arm action is run.

Single

The default trigger mode is **Single**, which means the trigger conditions are programmed in to the ACX_SNAPSHOT macro and then the GUI waits for a single trigger event to occur which matches those trigger conditions, and then a single VCD file is recorded. This option arms Snapshot and captures data only once.

Immediate

If **Immediate** trigger mode is selected, pressing the Arm button results in the same behavior as **Single** trigger mode, except that all 3 trigger patterns are treated as "Don't Care" (X's) so that the trigger event will occur as soon as the Arm button is pressed. This mode is useful to quickly capture the state of the running design without waiting for any trigger pattern to be met.

Repetitive

If **Repetitive** trigger mode is selected, the trigger conditions are programmed in to the ACX_SNAPSHOT macro and samples are captured repetitively until the upper limit of trigger event records is reached. When **Repetitive** trigger mode is selected, an additional set of repetitive trigger mode options will appear to allow the user to configure the number of sequential times Snapshot should be armed repetitively using the configured trigger conditions, and the way in which the output VCD files are managed. This mode is useful when the trigger conditions do not narrow in on the exact data pattern and the pattern you intend to observe occurs sporadically at the trigger conditions. You can let the repetitive trigger mode run for a long period of time, taking several capture records at the trigger conditions, to help find the pattern you are interested in. The user can optionally cancel the remaining Snapshot session once the desired data is captured.

The repetitive trigger Record Limit setting determines how many times (number of records) the GUI will repeatedly Arm the Snapshot debugger and capture samples. The user may set this to automatically run Snapshot up to 128 times.

The repetitive trigger VCD Record Limit setting determines how many Snapshot records to capture in a single VCD file. This essentially concatenates the VCD files from consecutive runs of Snapshot (records) into a single VCD file. The VCD file waveform contains a set of virtual signals to indicate the system timestamp at which each Snapshot record was captured. The user may concatenate up to 10 Snapshot records in a single VCD file.

If the Overwrite VCD File option is selected, the VCD Waveform File name specified in the Advanced Options section will be used to store the output VCD file. The file will be overwritten with the new VCD file each time the VCD record limit is reach. If the Overwrite VCD File option is not selected, then multiple VCD files will be written out and a unique VCD record number will be added to the VCD Waveform File name specified in the Advanced Options section for each VCD. For example, if you set the Record Limit to 8 and set the VCD Record Limit to 2, and set the VCD Waveform file path the "./snapshot.vcd", then Snapshot would output 4 VCD files to "./snapshot1.vcd", "./snapshot2.vcd", "./snapshot3.vcd", ".

Configuring Trigger Patterns

The Snapshot Debugger can be configured to use a **Trigger Channel Width** of 1 to 40 bits. The value entered in the Snapshot Debugger View must match the value of the *TRIGGER_WIDTH* parameter set on the ACX_SNAPSHOT module in the user design RTL. (This will be the width of the *i_trigger* bus.)

The SnapShot Debugger is capable of handling one to three sequential trigger patterns. The post-trigger data is sampled once the last trigger pattern in the sequence is matched.

The user may specify the number of desired sequential trigger patterns using the **Number of Sequential Triggers** option in the Snapshot Debugger View (see page 159). If **1** is selected, Trigger 2 and Trigger 3 are ignored. If **2** is selected, Trigger 3 is ignored and Snapshot will trigger when Trigger 1 is matched, followed (on any subsequent clock) by a match on Trigger 2. If **3** is selected, then Snapshot will trigger after a match on Trigger 1, followed (on any subsequent clock) by a match on Trigger2, followed (on any subsequent clock) by a match on Trigger3.

Each sequential trigger is hooked up to the trigger channels on the Snapshot Debugger core. The LSb of the trigger pattern is hooked to trigger channel 0, and the MSb is hooked to upper most trigger channel bit (TRIGGER_WIDTH - 1).

Each sequential trigger is made up of three parts: the pattern mask, the edge mask, and the don't care mask. In the Snapshot Debugger View, these 3 masks are combined for ease of use into a single trigger pattern value, which allows each bit to be specified as X (don't care), R (rising edge), F (falling edge), 0 (level 0), or 1 (level 1). The trigger pattern defines the trigger channel signal conditions that are required to detect a match. If a given trigger channel value is set to X (don't care), then this trigger channel is ignored when computing a match. If a given trigger channel value is set to R (rising edge), then this trigger channel is evaluated as a match when a rising edge of this signal is seen by Snapshot. If a given trigger channel value is set to F (falling edge), then this trigger channel is is evaluated as a match when a rising edge of this signal is seen by Snapshot. If a given trigger channel value is set to F (falling edge), then this trigger channel is is evaluated as a match when a rising edge sensitive). If a given trigger channel is is evaluated as a match as long as this signal's level is seen as a 1 by Snapshot (it is not edge sensitive). If a given trigger channel is a match as long as this signal's level is seen as a 0 by Snapshot (it is not edge sensitive).

If any active Trigger is configured with as all X's (don't care), the trigger pattern will be a match on the first clock cycle that trigger is evaluated.

The values within a trigger pattern may cause a trigger match event either by AND'ing or OR'ing. If AND'ing, then **all** signal values not masked (set to X) must match their pattern for the trigger match event to occur. If OR'ing, then the trigger match event will occur if **any** of the non-masked (not set to X) signal values match the specified pattern. The AND /OR configuration is set per sequential trigger using the **Select using AND** or **Select using OR** radio buttons. This selection can be different for each sequential trigger.

In the "Trigger Channels" table of the Snapshot Debugger View, the trigger patterns can be viewed and edited.

Setting Pattern Values Using the Table

For each channel, a value of **X** (don't care), **R** (rising edge), **F** (falling edge), **0** (level 0), or **1** (level 1) can be specified via a pull-down menu under each "Trigger" column as shown below.

A

Channel	Trigger 1	Trigger 2	Trigger 3	Signal Name	-
0	Х	Х	Х	reset_n	
1	х	х	Х	stimuli_valid	
2	Х	х	Х	arm	
3	X -	X	Х	limit_a[0]	
4	Х	х	Х	limit_a[1]	
5	0	х	Х	limit_a[2]	
6	R	х	Х	limit_a[3]	
7	F	х	Х	limit_a[4]	
8	х	х	Х	limit_a[5]	
9	Х	Х	х	limit_a[6]	

Setting Multiple Pattern Values as a Bus

The Assign Bussed Values Dialog wizard allows the user to assign a value to multiple signals from the SnapShot Debugger view's (see page 159) "Trigger Channels" or "Stimuli Channels" tables as a bus. After configuring the bus in the dialog, the values of each signal are propagated to all the selected signals in the SnapShot Debugger View (see page 159). There are 2 ways to launch this dialog to allow bus assignment of values:

- 1. With your mouse, left click to select a single row in the SnapShot Debugger View (see page 159) table which has a bussed signal name (i.e. din[2]). Then right mouse click to edit the **Value by Bus**. This method will automatically find all the other bits in the bus with the same signal name (i.e. din[0], din[1], din[2], etc.) and open the dialog to allow editing of the entire bus of signals.
- With your mouse, hold CTRL or SHIFT and left click to select multiple rows in the SnapShot Debugger View (see page 159) table. Then right mouse click to edit the Value by Selection. This method will open the dialog to allow editing of all selected signals as a bussed value.

O A	ssign Busse	ed Values	ſ
Th	is wizard all	signment lows you to automatically configure bussed signal.	
Bin	ary Value	10100011	
He	Value	a3	L
Dec	imal Value	163	
Bi	t Valu	e Signal Name	
0	1	limit_a[0]	
1	1	limit_a[1]	
2	0	limit_a[2]	
3	0	limit_a[3]	
4	0	limit_a[4]	
5	1	limit_a[5]	
6	0	limit_a[6]	
7	1	limit_a[7]	
0		Finish Cancel	

ACE User Guide (UG070)

O Assign Bussed Values							
		signment					
This v the va	vizard all alue of a	ows you to automatically configure bussed signal.					
Binary Value		X1R0F					
Hex Va	alue	??					
Decim	al Value	?					
Bit	Valu	e Signal Name					
0	F	reset_n					
1	0	stimuli_valid					
2	R	arm					
3	1	limit_a[0]					
4	Х	limit_a[1]					
0		Fi	nish Cancel				

See Assign Bussed Values Dialog (see page 170) for more information on this dialog.

Configuring the Monitor Signals

Note

The Monitor Signals are automatically configured to the correct values when the names.snapshot file is loaded. The names.snapshot file is generated during design preparation (the **Run Prepare** Flow Step (see page 218)), which contains the user design signal names connected to Snapshot, along with the monitor width and number of samples.

The value of **Monitor Channel Width** in the SnapShot Debugger view (see page 159) must be configured to match the value of the *MONITOR_WIDTH* parameter of the ACX_SNAPSHOT instance inside the RTL of the design being debugged. (This will be the width of the *i_monitor* bus.)

The value of **Number of Samples** in the SnapShot Debugger view (see page 159) should be configured to match the value of the *MONITOR_DEPTH* parameter of the ACX_SNAPSHOT instance inside the RTL of the design being debugged. If the value in the GUI does not match the value in the RTL, the value from the RTL will be used and a warning will be printed in the Snapshot log file.

Naming Captured Signal Data

Custom signal names for each channel can be entered under the "Signal Name" heading within the "Monitor Channels" table. The signal/bus names in the "Monitor Channels" table are then used as labels on the captured signal data in the VCD waveform output, and will be visible in the VCD Waveform Editor (see page 27).

Multiple signals can be combined into a bus by selecting multiple rows in the "Monitor Channels" table, right-clicking on a selected signal row to bring up a popup context menu, and selecting **Assign Bus Name** () from the context menu to bring up the Assign Bussed Signal Names Dialog (see page 168). After configuring the bus in the Assign Bussed Signal Names Dialog (see page 168), the bus name and indices are propagated to all the previously-selected signals. To select a contiguous range of rows, select the first signal, hold the Shift key, and select the last signal. To select a non-contiguous set of rows, select the first signal, then while holding down the Ctrl key on the keyboard, select the other signals.

Signal names may be returned to their defaults by selecting the **Reset Signal Names** button under the "Monitor Channels" table. Note that this resets all signal names in the table at once, not just the currently selected rows/signals.

The Load Signal Names From Active Project button loads the names.snapshot file generated during design preparation (the Run Prepare Flow Step (see page 218)), which renames all signals with their project-specific names, and also loads the project-specific default settings for monitor width, user clock frequency, default log and vcd file path, etc.

Configuring Test Stimulus

The stimuli channel signal names are automatically configured to the correct values when the names.
 snapshot file is loaded. The names.snapshot file is generated during design preparation (the Run Prepare Flow Step (see page 218)), which contains the user design signal names connected to Snapshot, along with the stimuli width.

Snapshot has the capability to send 0 to 512 bits of test stimuli (the ACX_SNAPSHOT macro output signal *o_stimuli*) to the Design Under Test (DUT). This data is sent once per arming session, is only valid while the *o_stimuli_valid* signal is high.

This *o_stimuli* output is optional, and need not be connected to the DUT - it may safely be left floating when the user wants to use Snapshot to only read signals.

The value of **Stimuli Channel Width** in the SnapShot Debugger view (see page 159) must be configured to match the value of the *STIMULI_WIDTH* parameter of the ACX_SNAPSHOT instance inside the RTL of the design being debugged. (This will be the width of the *o_stimuli* bus.)

In the "Stimuli Channels" table of the Snapshot Debugger View, the stimuli values can be viewed and edited.

Setting Stimuli Values Using the Table

For each channel, an output value of **0** (level 0), or **1** (level 1) can be specified via a pull-down menu under the "Value" column as shown below.

Channel	Value	Signal Name
0	0	dut_stimuli[0]
1	0	dut_stimuli[1]
2	0	dut_stimuli[2]
3	0	dut_stimuli[3]
4	0 -	dut_stimuli[4]
5	0	dut_stimuli[5]
6	1	dut_stimuli[6]
7	0	dut_stimuli[7]
8	0	reset_n

Setting Multiple Stimuli Values as a Bus

The Assign Bussed Values Dialog wizard allows the user to assign a value to multiple signals from the SnapShot Debugger view's (see page 159) "Stimuli Channels" table as a bus. After configuring the bus in the dialog, the values of each signal are propagated to all the selected signals in the SnapShot Debugger View (see page 159). There are 2 ways to launch this dialog to allow bus assignment of values:

- 1. With your mouse, left click to select a single row in the SnapShot Debugger View (see page 159) table which has a bussed signal name (i.e. din[2]). Then right mouse click to edit the **Value by Bus**. This method will automatically find all the other bits in the bus with the same signal name (i.e. din[0], din[1], din[2], etc.) and open the dialog to allow editing of the entire bus of signals.
- 2. With your mouse, hold CTRL or SHIFT and left click to select multiple rows in the SnapShot Debugger View (see page 159) table. Then right mouse click to edit the **Value by Selection**. This method will open the dialog to allow editing of all selected signals as a bussed value.

K	🖸 Assi	gn Busse	d Values					
Bus Value Assignment This wizard allows you to automatically configure the value of a bussed signal.								
	Binary	Value	10100011					
	Hex Va	alue	a3					
	Decim	al Value	163					
	Bit	Value	e Signal Name					
	0	1	limit_a[0]					
	1	1	limit_a[1]					
	2	0	limit_a[2]					
	3	0	limit_a[3]					
	4	0	limit_a[4]					
	5	1	limit_a[5]					
	6	0	limit_a[6]					
	7	1	limit_a[7]					
	?		F	inish Cancel				

See Assign Bussed Values Dialog (see page 170) for more information on this dialog.

Configuring Advanced Options

Pre-Store

In the Snapshot Debugger View (see page 159), the **Pre-Store** setting configures the portion of samples that are collected before the trigger, and (indirectly) how many are collected after the trigger.

For example, assume the user has configured Snapshot to use a monitor depth of 1024 samples. See the table below:

Table 123: Effect of "Pre-store" on samples collected before and after the trigger event

"Pre-Store" value	Samples collected before trigger	Samples collected after trigger
0%	0	1024
25%	256	768

"Pre-Store" value	Samples collected before trigger	Samples collected after trigger
50%	512	512
75%	768	256

When a **Pre-Store** value other than **0%** is selected, the .vcd file will contain a signal *snapshot_pre_store* that transitions (goes low) at the point where the (last sequential) trigger event occurred. Thus, users may easily find the trigger event without needing to actually count the samples.

Trigger Pattern Match Behavior

The values within a trigger pattern may cause a trigger match event either by AND'ing or OR'ing. If AND'ing, then **all** signal values not masked (set to X) must match their pattern for the trigger match event to occur. If OR'ing, then the trigger match event will occur if **any** of the non-masked (not set to X) signal values match the specified pattern. The AND /OR configuration is set per sequential trigger using the **Select using AND** or **Select using OR** radio buttons. This selection can be different for each sequential trigger.

User Clock Frequency

The **Frequency** field must be configured to match the the *user_clk* frequency in the target user design, which typically matches the timing constraint set in the SDC file of the design being debugged. The value from the user design SDC file will be set automatically in the names.snapshot file when an active implementation is available. The frequency value entered in the Snapshot GUI (or .snapshot configuration file) will determine the time (in picoseconds) for all signals shown in the captured VCD file. All samples are captured at the rising edge of the Snapshot *user_clk* signal.

Configure Output File Locations

The final Snapshot configuration steps specify the locations of the output files which will contain the log messages and sample data collected by Snapshot.

File Paths Relative To Chooses whether the Log File and Waveform File paths are understood to be relative to the Active Project's directory or to the Working Directory. (Only matters when the file paths provided are relative paths, and not absolute paths.)

Log File configures the file name and path for the log file generated by the Snapshot Debugger run. The associated **Browse** button provides a directory/file selection dialog for the selection of a location different from the default. (The default will be '<active_impl_dir>/log/snapshot.log', or if there is no Active Project and Implementation (see page 217), then '<user_home>/snapshot.log'.) If an error occurs during setup or while reading back the sample information, the Snapshot log file will contain the error messages.

Waveform File configures the file name and path for storing downloaded sample waveform information from the SnapShot Debugger core in VCD format. The **Browse** button allows for the selection of a location different from the default. (The default will be '<active_impl_dir>/output/snapshot.vcd', or if there is no active implementation, then '<user_home>/snapshot.vcd'.)

Collecting Samples of the User Design

Using the Startup Trigger

The Startup Trigger feature requires that the end user has configured the initial startup trigger parameters on the ACX_SNAPSHOT macro to enable the Startup Trigger feature, and that the Arm Snapshot action has not been executed since the bitstream has been programmed. By clicking the **Capture Startup Trigger** () button, the Snapshot Debugger View will connect to the running ACX_SNAPSHOT circuit over JTAG and wait for the startup trigger condition to be met, retrieve the trace buffer contents, and output a VCD file. This feature is useful to capture trigger events that

happen very soon after the Achronix FPGA enters user mode. Once the **Arm Snapshot** (**)** button is pressed, the Startup trigger conditions and any existing trace buffer contents are cleared. The Startup Trigger feature may only be used once after programming the bitstream.

Arming the Snapshot Debugger

Once all the fields in the Snapshot Debugger View (see page 159) are configured, and the design is running on the target device, Snapshot is ready to be Armed.

Select the **Arm** button [or the **Arm Snapshot** () button in the SnapShot Debugger view's toolbar], and the ACE Snapshot Debugger will send the configuration data (including the optional *Stimulus*) to the ACX_SNAPSHOT circuit running on the Achronix device, wait for the trigger condition(s) to be met, retrieve the trace buffer contents, and output a VCD file as well as a LOG file.

Once Armed, Snapshot will begin to analyze the already-executing design in real-time.

The Snapshot Log file and Snapshot Waveform file are populated with the captured results, and the files are opened in ACE. (The log file will open in an ACE Text Editor (see page 26), while the waveform (.vcd) file will open in the ACE VCD Waveform Editor (see page 27).) If an error occurs during Snapshot Debugger configuration or while reading back the sampled information (trace buffer), the Snapshot Log file will contain the relevant error messages, and the Snapshot Waveform file will not be created/updated.

The **Cancel** (**I**) button aborts the Snapshot Arming process. The Snapshot Log file will be updated, but the Snapshot Waveform file will not be created/updated if Cancel is pressed. Cancel is useful if you accidentally send in trigger conditions that are never matched.

If using **Repetitive** Trigger Mode, Snapshot will repetitively execute the Arm action for the number of records specified, or until Cancel is pressed. See Configuring the Trigger Pattern (see page 318) for details on the Repetitive Trigger feature.

ACE - Achronix C	AD Environmen	t - Version	- snap	oshot_counter_v3_hd->imp	I_1 (AC22iHD1000)	· Deserved and · Deserves ·]	
File Edit Actions							
🧀 🔒 😣	2 🗠 📌 🗎	1 🤉 🖇	🖉 🖻 🖻	😤 📳 🚍			
🕸 Snapshot Debug	ger 🖾 🗣 Do	wnload 🔲 J	TAG Browser	Q 🖉 🗏	🗞 🕞 🔤 🗗	napshot.log 🛛 🗄 snapshot.vcd 🖾	- 6
▼ Trigger Conditi							
Set up the cond	litions to trigge	r the capture o	of data on the	monitor channels.			
Trigger Mode		Single					5 26 27 28 29
Number of Sec	uential Trigger	s 3			-	counter_a[7:0] <u>20 21 22 23 24 25</u> counter_a[7]	20 27 20 25
Trigger Channe	el Width	38			•	- counter_a[6]	
						- counter_a[5]	
Trigger Chan						- counter_a[4]	E
Channel	Trigger 1	Trigger 2	Trigger 3	Signal Name	<u>^</u>	- counter_a[3]	
0	Х	Х	Х	reset_n	=	- counter_a[2]	
1	Х	Х	X	stimuli_valid		- counter_a[1]	
2	X	X	X	arm		counter_b[15:0] 363 [4a64 [4a65] 4a66 [4a67] 4a6	58 4a69 4a6a 4a6b 4a6c
3	X	X X	X	limit_a[0]		- counter_b[15]	
5	X	X	X	limit_a[1] limit_a[2]		- counter_b[14]	
6	X	X	X	limit_a[2]		- counter_b[13] +	
7	X	X	X	limit_a[4]			4
8	X	X	X	limit_a[5]			_
9	Х	Х	Х	limit_a[6]	-	Move Up Add Left: 0000001037 tk how 1	Fime Right: 0000001047 tk
Load Signal	Names From A	ctive Project	Reset Signal	Names		Move Down Remove Marker: 0000001040 tk Cur	Cursor: 0000001046 tk
						eform File Preview	
 Monitor Chann Stimuli 	els					cl Console 🕱 📲 JTAG Diagram	🕨 🕞 🗎 🖿 🛙
						CE Achronix CAD Environment Version	
 Advanced Opti Configure log a 						c) Copyright 2006-2017 Achronix Semiconductor Corp.	
Configure log a	·	ocations, and	advanced opt	ions		ll messages logged in file C:/Users//.achr : License ace-v1.0 on server cad12 (9632 of 9800 lic	
Pre-Store	0%				•	: Installing Reference Design: C:/Users//a	chronix/ref_designs/P
Trigger 1 Sele	ect					: Installing Reference Design: C:/Users//a : Installing Reference Design: C:/Users//a	
Select Usir	ng AND 💿 Sel	ect Using OR			: Installing Reference Design: C:/Users//a : Installing Reference Design: C:/Users//a	chronix/ref_designs/S chronix/ref_desians/S	
Trigger 2 Sele	ect				: Installing Reference Design: C:/Users//a	chronix/ref_designs/1	
 Select Using AND Select Using OR 						<pre>ace_internal::enable_reserved all restore project "C:/Users//Documents/ACE</pre>	Demos/snapshot counte
							semes, shapshoe_counce
•					Þ	III.	Þ
□◆						72M of 245M	

Saving/Loading Snapshot Configurations

Users may wish to re-use an existing known-good Snapshot configuration (the collection of settings in the Snapshot Debugger View (see page 159)) at a later date, or in batch mode.

Snapshot configurations may be saved to a Snapshot configuration file (with the .snapshot file extension) using the **Save SnapShot Configuration** () button found in the Snapshot Debugger View's (see page 159) toolbar.

These Snapshot configurations may then be loaded later by using the **Load SnapShot Configuration** () button, found in the Snapshot Debugger View's (see page 159) toolbar.

Note

Previously saved Snapshot configuration files are necessary to run Snapshot in Batch Mode (see page 329).

When a user design containing the ACX_SNAPSHOT macro completes the Flow Step (see page 218) **Run Prepare**, a names.snapshot configuration file is automatically generated. This file contains harvested information from the design including the monitor width, monitor depth, monitored signal names, trigger width, maximum number of triggers, trigger signal names, stimuli width, stimuli signal names, and user clock frequency. When an Active Project and Implementation (see page 217) is available, the Snapshot Debugger View automatically loads the implementation's names.snapshot file to pre-populate the relevant fields of the view. Note that when generated, the file contains only a subset of a complete Snapshot configuration, and thus a generated names.snapshot file should not be used to drive Snapshot in Batch Mode (see page 329) via Tcl.

The names.snapshot configuration file can be loaded as a starting point to map the Snapshot RTL configuration into the Snapshot Debugger View. The Snapshot settings can be further customized and saved as custom Snapshot configuration files for later use.

Snapshot in Batch Mode

It is also possible to run Snapshot from ACE in batch mode. To do so, use the TCL command run_snapshot. Note that run_snapshot requires the use of a previously-saved (see page 328) Snapshot configuration file (.snapshot), and allows some values to be overridden from the TCL commandline. See the run_snapshot command in the TCL Command Reference section for further details.

The Snapshot configuration file may be edited manually in a text editor, or be configuring the Snapshot Debugger View (see page 159) in the ACE GUI and saving the Snapshot configuration (see page 328).

Example Snapshot Configuration File #Snapshot Configuration File #Tue Sep 12 13:52:54 PDT 2017 files_relative_to_project=1 frequency=322.0 log_file=./impl_1/log/snapshot.log monitor_ch0.name=reset_n monitor_ch1.name=stimuli_valid monitor_ch10.name=limit_a[7] monitor_ch11.name=counter_a[0] monitor_ch12.name=counter_a[1] monitor_ch13.name=counter_a[2] monitor_ch14.name=counter_a[3] monitor_ch15.name=counter_a[4] monitor_ch16.name=counter_a[5] monitor_ch17.name=counter_a[6] monitor_ch18.name=counter_a[7] monitor_ch19.name=counter_b[0] monitor_ch2.name=arm monitor_ch20.name=counter_b[1] monitor_ch21.name=counter_b[2] monitor_ch22.name=counter_b[3] monitor_ch23.name=counter_b[4] monitor_ch24.name=counter_b[5] monitor_ch25.name=counter_b[6] monitor_ch26.name=counter_b[7] monitor_ch27.name=counter_b[8] monitor_ch28.name=counter_b[9] monitor_ch29.name=counter_b[10]

```
monitor_ch3.name=limit_a[0]
monitor_ch30.name=counter_b[11]
monitor_ch31.name=counter_b[12]
monitor_ch32.name=counter_b[13]
monitor_ch33.name=counter_b[14]
monitor_ch34.name=counter_b[15]
monitor_ch4.name=limit_a[1]
monitor_ch5.name=limit_a[2]
monitor_ch6.name=limit_a[3]
monitor_ch7.name=limit_a[4]
monitor_ch8.name=limit_a[5]
monitor_ch9.name=limit_a[6]
monitor_width=38
num_samples=4096
num_triggers=3
pre_store=0%
repetitive_trigger.overwrite_vcd=0
repetitive_trigger.record_limit=10
repetitive_trigger.vcd_record_limit=10
snapshot_version=3
stimuli=110010100
stimuli_ch0.name=stimuli[0]
stimuli_ch1.name=stimuli[1]
stimuli_ch2.name=stimuli[2]
stimuli_ch3.name=stimuli[3]
stimuli_ch4.name=stimuli[4]
stimuli_ch5.name=stimuli[5]
stimuli_ch6.name=stimuli[6]
stimuli_ch7.name=stimuli[7]
stimuli_ch8.name=do_reset
stimuli_ch9.name=stimuli_ch9
stimuli_width=9
trigger1.select_using_and=1
trigger2.select_using_and=1
trigger3.select_using_and=1
trigger_ch0.name=reset_n
trigger_chl.name=stimuli_valid
trigger_ch10.name=limit_a[7]
trigger_chl1.name=counter_a[0]
trigger_ch12.name=counter_a[1]
trigger_ch13.name=counter_a[2]
trigger_ch14.name=counter_a[3]
trigger_ch15.name=counter_a[4]
trigger_ch16.name=counter_a[5]
trigger_ch17.name=counter_a[6]
trigger_ch18.name=counter_a[7]
trigger_ch19.name=counter_b[0]
trigger_ch2.name=arm
trigger_ch20.name=counter_b[1]
trigger_ch21.name=counter_b[2]
```

```
trigger_ch22.name=counter_b[3]
trigger_ch23.name=counter_b[4]
trigger_ch24.name=counter_b[5]
trigger_ch25.name=counter_b[6]
trigger_ch26.name=counter_b[7]
trigger_ch27.name=counter_b[8]
trigger_ch28.name=counter_b[9]
trigger_ch29.name=counter_b[10]
trigger_ch3.name=limit_a[0]
trigger_ch30.name=counter_b[11]
trigger_ch31.name=counter_b[12]
trigger_ch32.name=counter_b[13]
trigger_ch33.name=counter_b[14]
trigger_ch34.name=counter_b[15]
trigger_ch4.name=limit_a[1]
trigger_ch5.name=limit_a[2]
trigger_ch6.name=limit_a[3]
trigger_ch7.name=limit_a[4]
trigger_ch8.name=limit_a[5]
trigger_ch9.name=limit_a[6]
trigger_mode=Single
trigger_width=38
vcd_file=./impl_1/output/snapshot.vcd
```

Playing a STAPL File (Programming a Device)

The JTAG connection must be configured before using the Download View!

ACE interacts with the FPGA using the JTAG interface through a Bitporter pod or FTDI FT2232H device. This JTAG interface must be properly configured in ACE before using the Download view. The configuration is managed using the Configure JTAG Connection Preference Page (see page 191), which is easily accessible by pressing the **Configure JTAG Interface** ($\stackrel{e}{=}^{0}$) button in the Download view. See Configuring the JTAG Connection (see page 310) for more details.

A STAPL[†] bitstream file (* . jam) can be run or played from the Download View (see page 87). To access the Download view, change to the Programming and Debug perspective (🗄⁰), or select **Window -> Show View... -> Others -> Download View**.

From this view, individual STAPL Actions can be selected for playing (for example, the PROGRAM Action to program the FPGA). The view also allows for any optional STAPL Procedures within the chosen Action to be selectively enabled / disabled.

STAPL = Standard Test and Programming Language, JEDEC standard JESD-71

Selecting a STAPL File

A STAPL bitstream file (*.jam) is selected under the "STAPL Design File" heading in the Download View (see page 87)

 \mathbf{A}

If the option for **Default File From Current Design/Impl** is selected, the filename / path field is made read-only, and automatically populated with the default filename and path. (The default file name is typically the name of the project or the name of the top module with the file extension . jam.) If that default file does not exist, the "STAPL Actions and Procedures" tables will display an appropriate error message.

Selecting the **Manual Selection** option allows the user to manually choose the path to a desired STAPL file from an arbitrary location. The **Browse** button can be used to facilitate file selection, the user can type a new full path, the user can edit an existing path, or the user can choose from previously used *.jam files via the editable drop-down combobox. (Press the down arrow on the right of the combo-box to see a list of previously used files.)

Lab Mode

When ACE is in Lab Mode, it is impossible to load designs, so there will never be a "current" design and implementation. Thus the option **Default File From Current Design/Impl** will be disabled, and the user will be forced to use **Manual Selection**, and browse or type the STAPL design file to be used. The filepath combo will still retain the last 15 files used previously, to ease reuse.

Selecting Actions and Procedures to be Played

Under "STAPL Actions and Procedures", individual Actions and Procedures can be selected for playing. Pressing the **Refresh Lists from STAPL File Selected Above** button rereads the STAPL file, displaying each Action and Procedure contained in the selected STAPL file.

Under the heading "Action Name", an individual Action can be selected to be played. Selecting an Action causes all the Procedures making up that Action to be displayed in the Procedures table. Each required procedure is automatically selected and cannot be deselected. Recommended Procedures are automatically selected, but can be deselected. Optional Procedures are automatically deselected, but can be selected to be run.

When an Action is played/run, only the selected Procedures will be played/run. Deselected Procedures will be skipped.

Table 124: STAPL Procedure Execution States

State	lcon	Description			
(default)		These required procedures are always selected, and will always be executed. The user is not allowed to disable these procedures.			
Recommended	V	These procedures are initially enabled, but users are allowed to disable them.			
Optional		These procedures are initially disabled, but users are allowed to enable them.			
Table Note Image: The checkbox icon appearance will vary by Operating System, Window Manager, and Theme.					

Playing an Action

The selected Action with the selected Procedures can be run by clicking **Run 'action_name' on the Connected Device**. The output is written to the Tcl Console View (see page 164) and saved in the ACE log file. Additionally, a log file of just the run itself is opened for viewing.

When programming the FPGA using the Download view, the JTAG Scan Chain configuration specified on the Configure JTAG Connection Preference Page (see page 191) will override the JTAG Scan Chain configuration embedded in the STAPL file. (The embedded configuration in the STAPL file was originally generated using the "Bitstream Generation" implementation options in the Options View (see page 127).)

When using the acx_stapl_player from the command-line (instead of through the Download view's GUI), the JTAG Scan Chain configuration embedded in the STAPL file will be used instead, unless overridden with command-line arguments.

Optimizing a Design

There are numerous methods of design optimization available to ACE users.

Many optimizations are able to be performed automatically by ACE, at the cost of additional runtime. These automatic optimizations are managed at a granular level through the Implementation Options (see page), which may be configured from the Options View (see page 127) and/or the Tcl command set_impl_option.

Achronix optimization experts have also collected together into Option Sets (see page) the implementation options which are known to work well together. These option sets may be used to create new implementations for user designs, allowing users to compare/contrast how various optimizations affect their achieved frequencies and required runtimes.

Other optimizations must be performed manually by the user, typically by editing the design's source RTL or .sdc timing constraints. Analyzing Critical Paths (see page 303) is an important part of this process. Optimization through RTL changes is currently beyond the scope of this document - ask your Achronix Field Applications Engineer for more information regarding source optimization possibilities.

Attempting Likely Optimizations Using Option Sets

In addition to Running Multiple Flows in Parallel (see page 263), the Multiprocess View (see page 116) allows users to generate new implementations with Achronix-selected combinations of Implementation Options (see page). These known-good subsets of implementation options are called Option Sets (see page). Achronix optimization experts have collected several option sets which are known to result in increases for the achieved frequencies in a variety of representative designs.

The Multiprocess view will allow users to select a starting template implementation (see page 213), and will then generate new implementations using the template implementation as a base. Each generated implementation will override the implementation options found in the template implementation with the specified option set configuration (an overriding subset of the full collection of implementation options). The majority of the implementation options within the generated implementation will be left with the same settings as existed in the template implementation. Only the options specified in the option set will be overridden to take on new values. The newly generated implementation will be given a name which includes the option set name for clarity. (The generated name will be the template implementation's name as a prefix, with the option set's name as the suffix.)

Please see the information in Running Multiple Flows in Parallel (see page 263), which discusses the basic use of the Multiprocess View (see page 116) and Multiprocess Summary Report (see page 225) - the rest of this section will build upon those descriptions.

Selecting the Implementations to be Generated and Run in Parallel

After Finding the Multiprocess View (see page), Configuring the Execution Queues (see page), and Configuring the Desired Flow to be Followed by the Selected Implementations (see page), the user is ready to select the implementations to be generated.

First, select the radio button labeled **Generate Implementations from Option Sets**, found within the Multiprocess view's "Select Implementations (see page)" section.

Then, in the Projects View (see page 144), select (activate) the desired project (see page 213) and implementation (see page 213). The Implementation Table within the Multiprocess view's "Select Implementations (see page)" section will then be updated to display a collection of implementations based upon the active implementation (see page 217).

The first entry in the Implementation Table will be the active implementation itself. This implementation will be the template from which all the generated implementations will be derived. All other implementations in the table will be generated, one for each option set, if they are selected (their checkbox is checked) when background execution is started. The Description column of the table will indicate briefly what implementation option changes are caused by each option set (thus describing how each generated implementation will differ from the template, the active implementation).

Generating Option Set Implementations and Starting Background Execution

After the **Start Selected** button has been pressed, but before the behavior described in Starting Background Execution (see page) commences, ACE will:

- 1. remove implementations in the active project with the same name as to-be-generated implementations
- 2. create new implementations (exact copies of the template implementation) with the required names
- 3. apply the appropriate option set implementation options to the new implementations (overriding the inherited implementation option values with the subset making up the option set)
- 4. add all selected (checked) implementations to the background processing queue(s), to be run through the flow

From this point on, the available functionality and behavior is identical to that described in Running Multiple Flows in Parallel (see page 263), starting from Starting Background Execution (see page).

Each generated implementation which is selected will overwrite *without prompting* any already-existing implementation with the same name in the active project. The template (active) implementation will not be changed/overwritten. If the user wishes to keep a previously-existing implementation with a to-be-generated name collision, the previously-existing implementation must be renamed to avoid the name collision *before* the start Selected button is pressed.

Interpreting/Utilizing the Results

After Viewing the Results (see page), the final step of an optimization pass is usually to compare the results and choose which generated option set implementation provides the best QOR in comparison to the template implementation.

That best generated implementation could then be renamed, so that it doesn't get overwritten by future multiprocess runs. (For example, it might be named "fastest1", "lowestpower1", etc.)

With the newly-renamed implementation selected in the Projects View, (making it the active implementation,) it also becomes the new template implementation in the Multiprocess View, ready for another multiprocess iteration through the option sets.

By iterating through several best template implementations (perhaps each with a new implementation name for "breadcrumb" purposes), the desired QOR may be reached.

Caution!

A

A

Ensure **Generate Implementations from Option Sets** is selected for each optimization iteration, otherwise any changed implementation options in the template implementation will not be inherited by the option set implementations.

Also, there is scenario where all multiprocess results can be identical. The cause and a workaround are described in Running Multiple Flows in Parallel (see page 272).

Placement Regions and Placement Region Constraints

Placement Regions and Placement Region Constraints are an advanced feature, and should only be used under the guidance of an Achronix FAE. Unguided use of placement region constraints can cause loss of QOR, or may make a design impossible for the Placer or Router to solve.

ACE automated placement often produces better QOR than user-defined placement regions/constraints

If users choose to attempt to use Placement Regions and Placement Region Constraints, it is highly recommended that users also keep a parallel implementation of their project lacking the user-defined Placement Regions. In a number of tested cases, completely automated placement in ACE was able to produce better QOR than with user-defined Placement Regions and Placement Region Constraints. This can easily be achieved by keeping the placement region constraints in a separate pdc file, which can then be enabled or disabled for the place and route flow.

Placement Regions are user-defined rectangular areas of the core fabric (*not* the IO Ring), to which the user can inclusively constrain the placement of multiple instances from their design, without the user needing to manually assign instances to specific sites within that region.

Because of clock distribution limitations, only a finite number of clocks can be routed to each of the Clock Regions (see page 229) in the fabric. Placement regions allow advanced users to ensure that those constraints are met if the automated tools need guidance. When necessary, clocked instances (flops, BRAMs, etc) may be constrained to placement regions to guarantee ACE doesn't attempt routing more clocks into a region than the region can support.

Placement Regions and the associated instance placement constraints may be manipulated through Tcl, or via the ACE GUI using the Floorplanner View (see page 89) and Placement Regions View (see page 140). The Search View (see page 151), Selection View (see page 155), Critical Paths View (see page 85), and Netlist Browser View (see page 123) may also be used to assign instance placement constraints by using drag-and-drop operations.

Users should be aware that Placement Regions are not treated as distinct objects in the ACE design database, thus they do not have their own object type prefix (see page 286), nor are they directly searchable in the Search View (see page 151) or with the Tcl find (see page 461) command.

Placement Region Preferences

There are a number of user preferences which may be configured to alter how the mouse creates Placement Regions and assigns Placement Region constraints. These preferences are found on the Placement Regions Preference Page (see page 207).

Creating a New Placement Region

Placement regions may be created/defined by using the mouse in the Floorplanner View, or by directly calling the Tcl command create_region. In both cases, the bounds of the created region may "snap to" (grow to encompass) the entirety of all enclosed Clock Region boundaries or tile boundaries.

To create a Placement Region using the mouse in the Floorplanner view:

- 1. Ensure the Floorplanner's Placement Region Tool (
- (Optional) If the Placement Region is meant to align with one or more Clock Regions (see page 229), enable the
 overlays for those regions from the Clock Regions View (see page 77). This will not affect the functionality in any
 way, but will make it easier to know where to define the region bounds.
- 3. Press and hold the left mouse button at one of the corners of the area to be defined as the new Placement Region.
- 4. While still holding the left mouse button, drag the mouse to the opposite corner of the desired Placement Region area. Release the left mouse button when the mouse reaches the desired location.
- ACE calculates the enclosed subtile grid coordinates, growing as necessary to ensure all partially-enclosed subtiles are fully enclosed.
- 6. The Create Placement Region Dialog (see page 174) pops up pre-populated with the calculated subtile coordinates.

O Create Placem	ent Region								
Create Placement Region You can create placement regions in the Core and constrain instances to them later via drag and drop or TCL commands.									
Region Name	egion_3								
Soft Region									
Region Alignm	ent								
Snap to Close	ck Region Boundaries								
Snap to Tile	Boundaries								
Subtile Grid Co	ordinates								
X1 Coordinate	24								
Y1 Coordinate	84								
X2 Coordinate	24								
Y2 Coordinate	84								
0	<u> </u>	Cancel							

- 7. Fill in the desired Placement Region name.
- Select whether the Placement Region should be based upon the simpler Clock Regions, or the more granular subtiles.
- 9. Press the Finish button to create the new Placement Region.
- 10. ACE adds the new Placement Region to the table in the Placement Regions View (see page 140) and displays it as a translucent overlay within the Floorplanner. (At this point, the region will contain no constraints.)

Resizing an Existing Placement Region

Existing Placement Regions may be resized with the Tcl command set_region_bounds, or with the mouse in the Floorplanner view. Any existing Placement Region Constraints for that region will be kept - only the enclosed area will be updated.

To resize a Placement Region with the mouse in the Floorplanner View (see page 89):

- 1. Ensure the Floorplanner's Placement Region Tool (
- 2. In the Placement Regions View (see page 140), ensure the checkbox in the first column is selected for the desired Placement Region. This will make the Placement Region overlay visible within the Floorplanner view.
- 3. Ensure the **Snap To:** option in the Placement Regions Preference Page (see page 207) is configured as desired.
- 4. (Optional) If the Placement Region is meant to align with (snap to) one or more Clock Regions (see page 229), enable the overlay for those regions from the Clock Regions View (see page 77). This will not affect the functionality during the resize in any way, but will make it easier to know where to define the region bounds.
- 5. Move the mouse over either the upper-left corner or the lower-right corner of the placement region to be resized. The mouse cursor will change to a diagonal resize cursor when the mouse is in a potential resize location.
- 6. Press and hold the left mouse button and drag the mouse to expand or shrink the Placement Region area as desired.
- 7. Release the left mouse button when the mouse is at the desired location.
- 8. ACE calculates the enclosed subtile grid coordinates, growing as necessary to ensure all partially-enclosed subtiles (or Clock Regions) are fully enclosed.
- 9. The Placement Region View's table content is updated to show the new site counts enclosed by the Placement Region, and the Floorplanner is updated to show the new Placement Region overlay.

Moving an Existing Placement Region

Existing Placement Regions may be moved with the Tcl command set_region_bounds, or with the mouse in the Floorplanner View (see page 89). Any existing Placement Region Constraints for that region will be kept – only the enclosed area will be updated.

Be aware that the "snap to" setting is enforced during the move – the enclosed area may not stay the same dimensions after the move. As with creating/resizing a region, the area will grow to ensure there are no partial sites in the enclosed area. Users will frequently desire to resize (shrink) the Placement Region after a move, as it can easily grow larger than expected if sites/Clock Regions were partially enclosed at the ending mouse location.

To move a Placement Region with the mouse in the Floorplanner:

- 1. Ensure the Floorplanner's Placement Region Tool (
- 2. In the Placement Regions view, ensure the checkbox in the first column is selected for the desired Placement Region. This will make the Placement Region visible within the Floorplanner view.
- 3. Ensure the "Snap To" option in the Placement Regions Preference Page (see page 207) is configured as desired.
- 4. (Optional) If the Placement Region is meant to align with (snap to) one or more Clock Regions (see page 229), enable the overlay for those regions from the Clock Regions view (see page 77). This will not affect the functionality during the resize in any way, but will make it easier to know where to define the region bounds.
- 5. Move the mouse over the placement region to be moved. The mouse pointer will change to a move cursor when the mouse is over any placement region.
- 6. Press and hold the left mouse button and drag the mouse to the desired new location for the placement region.
- 7. Release the left mouse button when the upper-left corner of the dragged region is at the desired location.

- 8. ACE calculates the enclosed subtile grid coordinates, growing as necessary to ensure all partially-enclosed subtiles (or Clock Regions) are fully enclosed.
- The Placement Region View's table content is updated to show the new site counts enclosed by the Placement Region, and the Floorplanner is updated to show the Placement Region overlay at the new location (and with the latest dimensions).

Assigning Placement Region Constraints

Placement region constraints may only be assigned to core and boundary Instances (not IO pads). Instances may be assigned placement region constraints interactively from the Tcl console, or from a PDC constraint file, with the add_region_insts and add_region_find_insts commands, or interactively with drag-and-drop mouse actions in the ACE GUI.

When using the add_region_insts (see page 445) or add_region_find_insts (see page 445) commands you may specify the instances to constrain using an explicit list of instance names, or by clock domain name or critical path ID.

If specified as an explicit list of instance names the list may be formatted explicitly, or it may be the output of a find (see page 461) command.

```
add_region_insts "region_1" {i:inst1 i:inst2}
add_region_insts "region_1" [find -insts inst*]
add_region_insts "region_1" [find -insts inst* -filter {@type=DFF && @clock_domain=clk1}]
```

If specified by critical path ID, ACE determines which instances are part of that critical path, and assigns the placement region constraint to those Instances.

```
add_region_insts "region_1" {c:sc_s0}
```

Likewise, if specified by clock domain name, ACE determines which instances are part of that clock domain, and assigns the placement region constraint to all of those instances.

```
add_region_insts "region_1" {k:clka}
```

When the instance list is specified with a find (see page 461) command, or by critical path ID or clock domain name expression, the command/expression is evaluated and expanded into a list at the time at which the add_region_insts (see page 445) command is evaluated (which happens at the beginning of the run_prepare (see page 493) flow step), not at the time at which it is applied with the apply_placement (see page 446) command (which happens at the end of the run_prepare (see page 493) flow step). New instances which may be created during run_prepare (see page 493), even if they would have matched the command/expression, will not be included. Therefore, the add_region_insts (see page 445) command is best reserved for interactive use. The add_region_find_insts (see page 445) command, on the other hand, specifies the find (see page 461) command as a string argument to be batched and evaluated later during apply_placement (see page 446). Therefore, the recommended practice is to use the add_region_find_insts (see page 445) command instead of add_region_insts (see page 445) when writing PDC constraint files.

```
add_region_find_insts "region_1" "find -insts inst*"
add_region_find_insts "region_1" "find -insts inst* -filter {@type=DFF && @clock_domain=clk1}"
```

Saving Critical Path or Clock Domain Constraints

When critical paths or clock domains are used to specify the constraint, they are immediately expanded into a list of the corresponding instances within ACE at the time at which the add_region_insts (see page 445) command is evaluated. If the placement region constraints are later exported from ACE (and saved into a pdc file), they are exported as explicit lists of instance names and the original association with a critical path or clock domain is lost. Users may want to create more concise constraints for their design by manually entering the placement region constraint in the PDC file using the clock domain name instead of the list of explicit instances.

If any instance which was previously assigned a placement region constraint is assigned a new placement region, the prior constraint is overridden and discarded.

Optionally, placement region constraints may be restricted to allow only flops, in which case all other instances will be excluded. (Setting these inclusion/exclusion preferences for mouse actions is done on the Placement Regions Preference Page (see page 207).)

add_region_insts -flops_only "region_1" [find -insts * -filter {@clock_domain=clk1}]
add_region_find_insts -flops_only "region_1" "find -insts * -filter {@clock_domain=clk1}"

When placement region constraints are assigned to instances interactively using drag-and-drop mouse actions in the ACE GUI, the mouse drag-assign actions can start from:

- the Search view, where individual Instances and/or Paths, groups of Instances and/or Paths, or all Instances and /or Paths in the search results (if the titled branch nodes themselves are dragged, even the Instances/Paths not in the current set of 200 on the visible page of results) may be drag-assigned.
- the Selection view, where individual Instances and/or Paths, groups of Instances and/or Paths, or all Instances and /or Paths in the selection set (if the titled branch nodes themselves are dragged, even the Instances/Paths not in the current set of 200 on the visible page of results) may be drag-assigned.
- the Critical Paths view, where individual Paths or groups of paths may be drag-assigned.
- the Clock Domains view, where clock domains may be drag-assigned to include all applicable Instances from that clock domain in the assignment.
- the Netlist Browser view, where any node of the tree may be dragged, and all child nodes will be included.

Mouse drag-assign actions can end at:

- an individual Placement Region row in the table within the Placement Regions View. After the assignment of the dropped Core/Boundary Instances completes, the site utilization counts will be updated.
- a visible Placement Region overlay in the Floorplanner view, if the Placement Region Tool is active in the Floorplanner. After the assignment of the dropped Core/Boundary Instances completes, the site utilization counts in the Placement Regions view for that region will be updated.

Overlapped Placement Regions

If multiple placement regions overlap visibly in the Floorplanner view, any Instances dropped within the visibly overlapping area will be ignored. In such cases, the user must either drop in the Placement Regions view, or drop in the Floorplanner view where there is no visible overlap. (Users may disable Placement Region overlays from the Placement Regions view to eliminate visible overlaps - in these cases, constraint assignment will occur to whichever placement region remains visible at the Floorplanner drop location.)

 \mathbf{A}

 \mathbf{A}

Listing all Objects Constrained to a Placement Region

The count of total sites of each type within each placement region is listed in the Placement Regions View (see page 140), along with the count of each Instance type for the sites.

If there are more instances constrained to a region than there are sites for that region, the corresponding cell in the Placement Regions view table will turn red to indicate the problem.

To view a list in the Tcl Console View (see page 164) of all objects constrained to a placement region, the user may use the Tcl command get_region_insts, or the user may right-click the mouse upon the desired Placement Region in the Placement Regions view, and then select (left-click) "Print Instances".

Removing a Placement Region Constraint from an Object

Users may remove placement region constraints from individual Core/Boundary Instances, or from all instances assigned to a region at once.

To unassign a placement region constraint for individual core instances, use the Tcl command remove_region_insts.

To remove all instance constraints from a placement region, use the same Tcl command, or in the Placement Regions View (see page 140), right-click the mouse on the desired placement region, and select (left-click) "Clear Placement Region".

Saving Placement Region Definitions and Placement Region Constraints

The user may save placement region constraints from the Floorplanner View (see page 89) with the "Save Preplacement Constraints" action (which displays the Save Placement Dialog (see page 182)), from the Placement Regions View (see page 140) with the "Save Placement Regions" action (which displays the Save Placement Regions Dialog (see page 184)), or by using the Tcl command save_regions directly.

Important consideration when saving placement region constraints

Only the final list of all individual instances being constrained is saved. The individual Tcl commands which built up the final list of constraints (including 'find' commands, the extraction of instances from Critical Paths, or from Clock Domains) is lost. The user may edit the saved PDC file to replace explicit lists of instances with 'find' commands or clock domain names.

Deleting Placement Regions

Unwanted Placement Regions may be deleted from the Placement Regions View (see page 140) by right-clicking the region in the table and selecting "Remove Placement Region".

Alternately, the Tcl command remove_region may be called directly.

Running the HW Demo

The HW Demo facility is primarily intended as an aide to Achronix field application engineers (FAEs) that allows them to conveniently demonstrate particular features of Achronix FPGAs. Demonstration designs built into the ACE GUI software can easily be loaded into the attached board/device and executed. As the demonstration design is executing, the status of the design can be monitored in real-time, and visually represented within the HW Demo display.

The HW Demo facility uses fully functional designs (not included within an ACE installation, but provided as directory overlays) to demonstrate the real world application of hardened IP blocks. A given design may consist of a single IP block type, but typically they will combine several IP block types working in a coordinated manner. These prebuilt designs are also useful to new ACE users as a way to gain experience setting up the Bitporter and prototyping environments.

A

Installing HW Demo Designs

Each HW Demo or Reference design (including bitstreams, additional software, documentation, and source files when possible) will be packaged into and delivered in a single tarball, ZIP, or Windows installer file, downloadable from the Achronix FTP site. A set of installation instructions will be provided as a separate document, (not here,) as the details may vary for each design. Installation may require several steps, depending on the software tools and drivers needed.

There are expected to be two types of designs available. Reference designs are meant to be hacked / played with, while Demo designs are black boxes. Reference designs will typically be installed into the user's home directory (to encourage editing), while Demo designs may be installed into the <ace_install> directory (which often has read-only permissions to discourage accidental overwrites). Both design types will use the same framework within ACE, and both will be presented through the HW Demo View in the ACE GUI.

Ask your FAE for further details about acquiring and installing the HW Demo and Reference designs for your specific development kit.

HW Demo Installation Paths

By default, when ACE starts up, it will search for installed HW Demos in the following paths:

- <userhome>/achronix/ref_designs/
- <ace_install>/ref_designs/

After downloading a design tarball or zip, the design should be unpacked into either of those directories.

Selecting The Target Device And Demo

 Demo Selection and Download 					
Select the demonstration design and download it to the chip.					
T . D .					
Target Device:	AC22iHD1000ES0 -				
Demo Design:	Basic Fabric 1				
Download	Bitstream File: demo_bf1.jam Created: 2013/03/30				

At the top of the HW Demo View (see page 100) are controls for selecting the target device and an associated demonstration design. Once you have selected a target device (or the default device matches the device you are working with) the list of available designs is accessible in the "Demo Design" control.

Note that if no demos are installed, these controls will remain disabled (and will indicate the lack of installed designs).

Loading The Demo JAM File

Download Bitstream File: demo_bf1.jam Created: 2013/03/30

After selecting your target device and demonstration design, you will see the name of the "*.jam" file to the right of the **Download** button. Press the **Download** button to initiate loading of the the design into the attached FPGA device. Any designs that were running when **Download** is pressed will be terminated without warning. If there are any errors or problems during the download process, a pop up dialog will be displayed with an explanatory message. Once the selected design has been loaded and started, monitoring of the attached FPGA device will be initiated using the DCC connection.

Displaying Board Status

Board Status

Once a demonstration design is downloaded, this section will display the status of the boards LEDs, DIP switches, temperature, current, etc.

LED State							Device State		
0	0	0	0	0	0	0	0	Status: Demo Version:	Disconnected 0.0
		2	3	4	5	6	7	Core Voltage: Current:	0.0 V 0.0 mA
DIP S	Switch	State 2	3	4	5	6	7	Power: Temperature:	0.0 W 0.0 C

Figure 46: Example screenshot of a rudimentary demo design

After a design has been loaded and started running, ACE may monitor the status of the demonstration board LED's and DIP switches, as well as key internal conditions such as core voltage, temperature, etc. Clicking on the visualization of an LED in the HW Demo view will cause the corresponding actual LED (on the demonstration board) to toggle state.

Note that the visualized DIP switches are only used for reporting the state of the corresponding actual switch on the demonstrations board. Users cannot "flip" the physical DIP switch by clicking on its image in ACE.

Control of Running Demonstration Design

 Demo Control and Status - Demo Basic Fabric 1 The Basic Fabric 1 demo includes the SnapShot debugger hooked up to a running counter, DIP switches, and LED states. It shows the state of the DIP Switches and LEDs on the board, allowing GUI control to toggle LEDs. It also allows single-address register reads and writes. 							
Register Access							
Read Address:	1000000	Data:					
Write Address:	0	Data:	0				

While the Snapshot Debugger has extensive facilities for collecting data samples (from a running design), it doesn't currently provide any direct mechanisms for controlling or interacting with a design. The HW Demo View (see page 100) may provide a simple set of on-screen controls for reading and writing register values in some demo designs. In a demo similar to the example screenshot above, to read a register's value, enter its address and press the **Read** button; the current value of the specified register will appear in the **Data** field to the right. Likewise, to modify a register's value, enter its address and new value in the provided fields, and press the **Write** button.

Using Incremental Compilation (Partitions)

This section begins with a high-level overview, and then continues with detailed tutorials.

Overview of Incremental Compilation and Partitions

Upstream synthesis tools have the ability to break a design up into smaller logical units (see: *Synplify Pro for Achronix User Guide*, Chapter 11: Working with Compile Points). Within ACE these smaller logical units are called 'Partitions'. These partitions can each be thought of as a nearly independent block — each partition can potentially be synthesized, optimized, placed, and routed independently. Because of this independence, when only one partition changes, only that partition needs to be re-run through the flow, leading to a significant runtime savings.

Defining Partitions

It is expected that partitions are defined primarily by the upstream synthesis tool. The synthesis tool typically exports a partition definition/constraint file. For example, the file below is an example of a *.prt file exported by *Synplify Pro for Achronix*.

```
Example partition definition (*.prt) file
set_partition_info -name "/fpu_top" -view "fpu_top" -timestamp "1476335212" -cp_type "hard"
set_partition_info -name "/fpu_top/fpu_inst[0].i_fpu/fpu_out/fpu_out_ctl" -view "fpu_out_ctl" -
timestamp "1476335212" -cp_type "locked"
set_partition_info -name "/fpu_top/fpu_inst[0].i_fpu/fpu_out" -view "fpu_out" -timestamp
"1476335212" -cp_type "locked"
set_partition_info -name "/fpu_top/fpu_inst[0].i_fpu/fpu_div/fpu_div_ctl" -view "fpu_div_ctl" -
timestamp "1476335212" -cp_type "locked"
set_partition_info -name "/fpu_top/fpu_inst[0].i_fpu/fpu_div" -view "fpu_div" -timestamp
"1476335212" -cp_type "locked"
set_partition_info -name "/fpu_top/fpu_inst[0].i_fpu/fpu_mul/fpu_mul_exp_dp" -view
"fpu_mul_exp_dp" -timestamp "1476335212" -cp_type "locked"
set_partition_info -name "/fpu_top/fpu_inst[0].i_fpu/fpu_mul/fpu_mul_ctl" -view "fpu_mul_ctl" -
timestamp "1476337611" -cp_type "locked"
set_partition_info -name "/fpu_top/fpu_inst[0].i_fpu/fpu_mul" -view "fpu_mul" -timestamp
"1476337611" -cp_type "locked"
set_partition_info -name "/fpu_top/fpu_inst[0].i_fpu/fpu_in/fpu_in_ctl" -view "fpu_in_ctl" -
timestamp "1476335212" -cp_type "locked"
set_partition_info -name "/fpu_top/fpu_inst[0].i_fpu/fpu_in" -view "fpu_in" -timestamp
"1476335212" -cp_type "locked"
```

Enabling Incremental Compilation

Enabling incremental compilation support within ACE is quite easy, assuming the partitions are already defined through the upstream synthesis tool. First, in the Projects View (see page 144), add the partition definition file(s) to the ACE project (see Adding Source Files (see page 256)). The new partition definition file will appear in the Projects View as a **Constraints** file and in the Options View (see page 127) in the **Design Preparation** section in the list of **Constraints Files** (should already have its checkbox selected).

Next, in the Options View (see page 127), within the **Design Preparation** section, select the checkbox labeled **Enable Incremental Compile**. Finally, in the Projects View, save the current project (see page 253). From this point forward, this Project/Implementation uses incremental compilation when running the flow. The presence of the partition definition constraint file in the project, plus the checked Enable Incremental
 Compile implementation option, are the only configuration changes that distinguish the incremental compile flow from the standard non-incremental flow.

Tracking Partition Status

ACE provides users two main tools for checking the compilation state, timestamps, and other statistics of each Partition.

Partitions Report

The Partitions Report (see page 224), automatically generated (and opened in the GUI) during the **Run Prepare** Flow Step (see page 218), shows the user the current status of each of the partitions, including resource counts and recompilation states.

Partitions View

Similar to the Partitions Report, the Partitions View (see page 137) shows the status of each partition and a variety of other statistics. Additionally, the view allows for ease of visualization of the partitions and their relationships to the instances and each other.

Forcing an Unchanged Partition to Recompile

When using the Partitions View, ACE provides a mechanism to override the partition's timestamp during the next pass through the Flow (see page 217). The column named **Force Re-compile on Next Run** displays the status of this override mechanism.

To mark a partition as needing forced compilation:

- 1. Select (left-click) the partition in the Partitions View
- 2. Right-click anywhere in the partition's row to open the context menu, and choose Force Partition Changed

A check mark appears in the **Force Re-compile on Next Run** column of the view in the row containing the partition. The next time the Flow is executed, the partition will be re-placed and re-routed, even if there were no RTL changes and it was not re-compiled in the upstream synthesis tool.


To remove the mark for forced recompilation:

- 1. Select (left-click) the partition in the Partitions View
- 2. Right-click anywhere in the partition's row to open the context menu, and choose Un-Force Partition Changed

the check mark disappears in the **Force Re-compile on Next Run** column of the view in the row containing the partition. The next time the Flow is executed, the partition will only be re-placed and re-routed if the partition was re-compiled in the upstream synthesis tool.

Note

ACE's forced recompilation flag is a one-time trigger. When compilation is completed, any force flags for that implementation are cleared.



Viewing Instances In Partitions

There are multiple ways to quickly see which instances belong to a given partition:

- The Search View (see page 151) and the Tcl command find can both be used to list all the instances within a partition or list of partitions, using the @partition filter. The Search Filter Builder Dialog (see page 186) might ease the building of the filter for the Search View.
- Adding all the instances within a partition to the ACE Selection Set (using the Selection View (see page 155), especially when populated with search results) is an easy way to see where a partition's members are within the Floorplanner View (see page 89). When the Floorplanner's layer for **Selected Instance Flylines** is enabled, the connectivity of the Selected partition is also visible.
- The Netlist Browser View (see page 123) is a table of the instances (and enclosing macros) making up the design, with a column indicating the partition for each instance. This table can be filtered by column values, thus the table can be filtered to include only the instances within a given partition.
- Using Highlight colors assigned from any of the above views (especially using the Partitions View's **Auto-Highlight** functionality) can make it easy to see how members of various partitions are placed in relation to each other in the Floorplanner.

The Floorplanner View also includes a new color in the Instance States (see page 229) for the new "Locked" state relating to Partitions. Instances that are locked are a member of a locked partition that has remained unchanged since the prior incremental compilation. ACE does not change the site assignment for that instance during the Placement phase of Place-and-Route.

Related Tcl Commands

The following Tcl commands were created specifically to interact with partitions: get_partition_changed ,
get_partition_force_changed , get_partition_info (see page 469), get_partition_insts ,
get_partition_timestamp ,get_partition_type , is_incremental_compile ,report_partitions ,
set_partition_force_changed , set_partition_info.

Additionally, the following Tcl commands were enhanced with additional options specific to incremental compilation and /or partitions: run , filter (see page 459), find (see page 461)

Incremental Compile Tutorial

Overview

This tutorial demonstrates the process of running incremental design compile within ACE. This tutorial consists of two parts:

- Single-Process Incremental Compile Tutorial (see page 346) covers how to process a single-pass incremental compile. This first tutorial must be run before running the Multiprocess Incremental Compile Tutorial
- Multiprocess Incremental Compile Tutorial (see page 385)– details how to run a set of changes in order to select an optimal implementation. This second tutorial expands upon concepts from the first and cannot be run standalone.

Tutorial Files

The files needed for this tutorial are located on the Achronix FTP at:

/Achronix/Reference_designs/Speedcore/Speedcore_Incremental_Compile_RefDesign_RD012.zip

Note

This is an advanced tutorial. It assumes that both Synplify Pro and ACE are in your system's search path and are already familiar with the use of both tools. If that is not the case, start with an introductory tutorial for those tools.

Single-Process Incremental Compile Tutorial

The goal of this tutorial is to illustrate the incremental compile flow from an initial version of RTL, through synthesis in SynplifyPro, ACE place and route, a modification of the original RTL, and back through the flow.

The goal of the flow is to help the user minimize the time it takes to make incremental changes to existing RTL and get those changes through ACE with the minimum amount of time and perturbation to the design's existing implementation in ACE.




Figure 47: Incremental Compile Flow Chart

Legend Example 1 Step that is integral to the running of this tutorial Items that is integral to the running of this tutorial Items that the user should check at this point in the tutorial to gain insight in to how the flow works and the feedback the tools are giving the user Bold Text = Text that can be found as a label to some GUI part including report table headings

Step 1: Obtain the Files

Unzip Speedcore_Incremental_Compile_RefDesign_RD012.zip into a suitable work area. The archive contains the following directories:

Table 125: Tutorial Directory Structure

Directory	Description
ace	Contains all created ACE project files, reports and logs
constraints	Contains the SDC, PDC and FDC constraint files

Directory	Description
rtl rtl_V1 rtl_V2 rtl_V3 rtl_V4	Contains the RTL files needed to create the Synplify project
synplify	Contains all created Synplify project, log and output files

Step 2: Set up the Synthesis Project

Start the Synplify Pro GUI. For Linux:

% cd <your area="" work="">/ Speedcore_Incre</your>	mental_Compile_RefDesign_RD012/synplify
% synplify_pro	

For windows, double-click the Synplify Pro Icon.

Create a new project with Open Project $\bigotimes \to$ **New Project** (or **File** \to **New Project** in Windows). Windows

users need to ensure that the project is saved to the chosen work area (File \rightarrow Save As). To follow the directory structure used in this tutorial, use <your_work_area>/Speedcore_Incremental_Compile_RefDesign_RD012 /synplify. The Synplify Pro home screen appears with an empty project named proj_1 and an implementation named rev_1, as in the following screen shot:

5 Synplify Pro L-2016.03X-SP1-2 - [C:	/Achronix/Speedcore_Incremental_Compile_RefDesign_RD012/synplify/proj_1.prj]	-		: 21	121	4.97			_ _ ×
	Run Analysis HDL-Analyst Options Window Web Help								_ <i>B</i> ×
🚯 🔮 🔲 💋 🗟 🎒 🔦) 10 m m m M 0 0 10 11 11 10 10 10 10 10 10 10 10 10								
●Run	Synplify Pro®								
Kull	Ready								Search SolvNet
没 Open Project	Project Files Design Hierarchy	Project Status	Implementation Directory	Process	View				
Close Project	proj_1 : rov_1 - Achronix Spoodstor16t : AC16tSC01HI01C : CORE : C1					Project Setti	inas		
Add File	[proj_1] - C:\Achronix\Speedcore_Incremental_Compile_RefDesign_RD012\synplify\proj_1.prj [w] rev_1	Project Name			Implem	nentation Name	-		
🕒 Change File									
Add Implementation		Θ				Run Statu			
implementation Options		Job Name Compile Input	Status out-of-date	<u> </u>	🛓 🔮 CPU	lime	Real Time	Memory	Date/Time
R Add P&R Implementation		Pre-mapping	out-of-date						
🔌 View Log		Map & Optimize	out-of-date						
Frequency (MHz):									
200 🗘 🔿 Auto Const.									
Automatic Compile Point									
Continue on Error									
FSM Compiler									
Resource Sharing Pipelining									
Retiming 🗹									
🕑 proj_1.prj									
		Market Information							
									 Image: A second s
									_
project -new C:/Synopsys/ C:\Synopsys\fpga_L-2016.0	'fpga_L-2016.03X-SP1-2/bin/proj_1.prj 03X-SP1-2\bin\proj_1.prj								
project -save proj_1 C:/A	chronix/Speedcore_Incremental_Compile_RefDesign_RD012/synplify/proj_1.prj								▲ ▼
8									-
TCL Script Messages									

Figure 48: Synplify Pro Home Screen

Select Project \rightarrow Add Source File to bring up the Add Files to Project dialog box. Click on the blue \uparrow button

to navigate up to the parent directory. In the "Files of type:" drop-down box, select **All Files (*)**. Then double-click on constraints to navigate to that directory and click the **<-Add All** button to add all of the constraint files. Click the blue up-arrow to navigate up one level and add all of the Verilog files in the rtl directory; click **OK**.

S Add Files to Project	×
Look in: 🛛 C:\Achronix\Speedcore_Iesign_RD012\constraints 🔻 🔾 🕥 💽 📑 🗐	
My Comp inikeriepe inikeriepe inite open_sparc_fpu_icf_demo.sdc	
File name: "open_sparc_fpu_icf_demo.sdc" "open_sparc_fpu_icf_demo.fdc" Files of type: All Files (*.*)	
VHDL/Verilog lib:	
Files to add to project: (2 file(s) selected) Image: Comparison of the selected	
\constraints\open_sparc_fpu_icf_demo.fdc \constraints\open_sparc_fpu_icf_demo.sdc	<- Add All
	<- Add
	Remove All ->
	Remove ->
	ОК
	Cancel

Figure 49: "Add Files to Project" Dialog Box

All of the files just added are now listed under the proj_1 project in the Project Files tab (click on + to expand each file type).

Ensure that the file fpu_top.v (the top-level module) appears last in the list of Verilog files. If it does not, correct

the order by using the mouse to select the file name and drag it to the end of the list. For Windows users the Result Base Name is set to the project name used earlier, the default being Proj_1. To have the file names match this document exactly, manually change the **Project** \rightarrow **Implementation Options** \rightarrow **Implementation Results** \rightarrow **Result Base Name** to "open_sparc_fpu_icf_demo", and click OK.




Figure 50: Synplify Pro Home Screen After File Additions

Depending on how Synplify Pro is installed, the locations of the Achronix macro libraries may need to be specified.

Open the Implementation Options window and then click the Verilog tab (**Project** \rightarrow **Implementation Options** \rightarrow **Verilog**). Ensure that <ACE install location>/libraries is present in the Include Path Order box. If not, add them by clicking on the green + and navigating to the <ACE install location>/libraries directory. Click **Choose**, then click **OK**.

Device Options Constraints	Implementation Results	Timing Report Verilog	GCC Place	an 🔹 🕨	Implementations:
op Level Module:	Compiler Directives and Pa	rameters			rev_1
Verilog Language	Parameter Name		Override Value		
System Verilog Push Tristates				-	
Allow Duplicate Modules Multiple File Compilation Unit Beta Features for Verilog oop Limit 2000	Compiler Directives: e.g. St	ZE=8	Extract Param	eters	
Include Path Order: (Relative to Pro C:\Program Files\Achronix CAD En				î	
Library Directories or Files:				Î	
ibrary Extensions (space separated	(נ				SAUUNS

Figure 51: Implementation Options Window

Ensure that the Verilog file <ACE install location>/libraries/device_models/16t_synplify.v has been added to the project. If it has not, use the **Project** \rightarrow **Add Source File** dialog box again to add it. Then drag this file to the top of the Verilog files listed to ensure that it is the first one read in.

Finally, select the Achronix technology and part name. Open the Implementation Options Device tab (**Project** \rightarrow **Implementation Options** \rightarrow **Device**) and select the **Technology:** and **Part:** name.

evice Options Co	nstraints Implement	ntation Results Timing Re	port Verilog GCC Plac	e and Implementations
echnology:	Part	Package:	Speed:	
Achronix Speedster16t	AC16tSC01HI	01C 👻 CORE	▼ C1	-
Device Mapping Options				
Option			Value	
Fanout Guide			10000	
Disable I/O Insertion			 ✓ 	
Update Compile Point	Timing Data			
Automatic Read/Write	Check Insertion for R	AM		
Time Borrowing				
Retime Registers Forw	ard			
Annotated Properties f	or Analyst		✓	
Resolve Mixed Drivers				
L				
Click on an option for o	lescription			
· ·				
L				

Figure 52: Implementation Option Device Tab

Step 3: Compile the Design in Synplify Pro

Select $Run \rightarrow Compile Only$ (or click F7) to parse the Verilog and constraints files and enable viewing. If this is the first time the design was compiled and the project has not been saved yet, Synplify Pro may ask to save the project file. Click **Save** to continue.

V In order to see the nine compile point constraints defined for this project, open the constraints/

open_sparc_fpu_icf_demo.fdc file as a text file by navigating to the **Project Files** tab, expand the **Logic Constraints (FDC)** section, and left-mouse click on the open_spacr_fpu_icf_demo.fdc file, and **Open as Text**. All nine of them are of type locked, as in the example below:

Synplify Pro L-2016.03X-SP1-2 - [C:/Achronix/Speedcore_Incremental_Compile_RefD	acian PD012/constraints/open spars	; fou icf demo.fdc]
Shiping Ho 22010.05X 5F 12 - (c., Actionic Speedcole_Incremental_complic_Ref File Edit View Project Run Analysis HDL-Analyst Options Win		
	🚺 🎯 📧 💿	
<pre>11 12 ###==== END Header 13 14 ###==== BEGIN Collections - (Populated from tab in SCOPE, do 15 ###==== BEGIN Clocks - (Populated from tab in SCOPE, do not of 18 19 ###==== BEGIN "Generated Clocks" - (Populated from tab in SCOPE, 20 21 ###==== BEGIN "Generated Clocks" - (Populated from tab in SCOPE, 22 ###==== BEGIN "Generated Clocks" 23 24 ###==== BEGIN "Generated Clocks" 24 25 ###==== BEGIN "Generated Clocks" 25 26 27 ###==== BEGIN Registers - (Populated from tab in SCOPE, do no 26 27 ###==== BEGIN Registers - (Populated from tab in SCOPE, do no 27 28 29 30 ###==== END Registers - (Populated from tab in SCOPE, do no 28 31 ###==== END Registers 29 30 ###==== BEGIN "Delay Paths" - (Populated from tab in SCOPE, do no 33 ###==== END "Delay Paths" 32 33 ###==== BEGIN "Looksandards" - (Populated from tab in SCOPE, do no 34 ###==== END "I/O Standards" - (Populated from tab in SCOPE, do no 35 36 ###==== BEGIN "Compile Points" - (Populated from tab in SCOPE, do no 34 ###==== END "I/O Standards" 38 39 ###==== BEGIN "Compile Points" - (Populated from tab in SCOPE, do no 40 define_compile_point {v:work.fpu_out} -type {locked} 41 define_compile_point {v:work.fpu_out} -type {locked} 42 define_compile_point {v:work.fpu_out} -type {locked} 43 define_compile_point {v:work.fpu_out} -type {locked} 44 define_compile_point {v:work.fpu_out} -type {locked} 45 define_compile_point {v:work.fpu_out} -type {locked} 46 define_compile_point {v:work.fpu_out} -type {locked} 47 define_compile_point {v:work.fpu_out} -type {locked} 48 define_compile_point {v:work.fpu_out} -type {locked} 49 ####################################</pre>	edit) DPE, do not edit) do not edit) ot edit) not edit) not edit) do not edit)	 FDC Constraints bus_dimension_separator_style create_clock create_generated_clock define_attribute define_loglobal_attribute define_io_standard define_scope_collection read_sdc reset_path set_clock_uncertainty set_clock_uncertainty set_false_path set_max_delay set_multicycle_path set output delay set output delay Constraint Syntax: bus_dimension_separator_style value <string value=""></string>
Н	ide Syntax Help Ln 1	Col 1 Total 52 Ovr Block
Proj_1.prj open_sparc_fpu_icf_demo.fdc		
Information		
to C:\Achronix\Speedcore_Incremental_Compile_RefDesign_RD012(5)		
Complete: Compile Process on proj_1 rev_1		
Running: premap (Pre-mapping) on proj_1 rev_1		
8		
TCL Script Messages		
Redo the previously undone action		

Figure 53: Contents of the <code>open_sparc_fpu_icf_demo.fdc</code> File

Each compile point becomes a partition in the ACE tool. If one of more RTL source files are later edited and changed, Synplify Pro and ACE only need to recompile the partitions that have changed, rather than the whole design.

Optionally; instead of adding the <code>open_sparc_fpu_icf_demo.fdc</code> file to define the compile points, constraints can also be created or edited using the SCOPE tool. To manually add a new constraint file, click the **new constraint file**

button i, and then click the **Compile Points** tab. To open the existing <code>open_sparc_fpu_icf_demo.fdc</code> file in the SCOPE tool, double-click on the file name in the **Project Files** tab, and then click the **Compile Points** tab. Then, to add a new Compile Point, select the first blank row in the table, double-click in the View field to bring up a drop-down list of available view names, and select the one desired. Then double-click in the Type field to set the compile-point type. ACE treats all compile points as locked for purposes of placement and routing, but soft or hard compile points can be used in synthesis if locked results in poor QoR.

SS	nplify Pro	L-2016.	.03X-SP1-2 - [C:/A	chronix/Speedcore	_Incremental_Co	mpile_RefDesig	n_RD012/constraint	ts/open	x
2	File	Edit V	iew Project R	tun Analysis HI	DL-Analyst Op	tions Window	w Web Help		_B×
1	1	0	a 🗿 🔦 D	n n 🧃	M 🕄 🕑 🕞	■ ポ : []	🥹 VCS 🔅 🗈 🗄	: ⇒	
Current Design: <top level=""></top>									
	Enable		View	Туре			Comment		
1	•	v:work.	fpu_mul	locked					
2	•	v:work.	fpu_div	locked					
3	•	v:work.	fpu_in	locked					
4	◄	v:work.	fpu_out	locked					
5	◄	v:work.	fpu_mul_ctl	locked					
6	◄	v:work.	fpu_mul_exp	locked					
7	◄	v:work.	fpu_div_ctl	locked					
8	◄	v:work.	fpu_in_ctl	locked					
9	◄	v:work.	fpu_out_ctl	locked					
10									
cks	Collec	ctions	Inputs/Outputs	s Registers	Delay Paths	Attributes	I/O Standards	Compile Poin	ts 🕩
B	proj_1.pr	j 🔳	open_sparc_fpu	_icf_demo.fdc					
					Information 👾				n de la Carles
- 11	compiler Completed								
Return Code: 0									
Rur	Run Time:00h:00m:06s								
8									•
	L Script]	ages						
SCO	DPE - Loa	aded net	tlist file C:\Achro	nix\Speedcore_In	cremental_Con	npile_RefDesig	gn_RD012\synplify	/\rev_1	

Figure 54: "Compile Points" Tab Within the Synplify Pro SCOPE View

Close the SCOPE View window and do not save any changes.

Note

Synplify-Pro can be configured to create the compile points automatically. To experiment with this option, open the Implementation Options window, select the Options tab, and check the **Auto Compile Point** option. This option uses various heuristics (such as the sizes of the modules, the number of pins and the presence of timing constraints) to select a set of module views as compile points. These may be in addition to any compile points manually specified as constraints.

For this tutorial ensure that the **Auto Compile Point** option is un-checked, then click **OK** to close the Implementation Options window.



Lastly, click **Run** to complete the mapping of the design.

For more information see Chapter 11, "Working with Compile Points" in the document *Synopsys FPGA Synthesis Synplify Pro for Achronix User Guide*, located in the Synplify Pro installation directory under /doc.

A Caution!

Windows users may encounter an error with $m_generic.exe$ while using compile points. This condition is caused by an issue with parallel synthesis jobs in the current version of Synplify Pro for Achronix. This situation is being addressed by Synopsys and is expected to be rectified in an upcoming release. If Synplify encounters this error, select **Options** \rightarrow **Configure Compile Point Process**, change the '4' in the box to '1' as shown below.

S Configure Compile Point Process	
Maximum number of parallel synthesis jobs:	1
 Continue on Error ✓ Copy Previous Compile-Point Netlists to New 	Implementations
View the application note about Multiprocessing	OK Cancel

Figure 55: Configure Compile Point Process Dialog Box

Step 4: Review Synplify Results

This step reviews some of the files and features available to better understand the behavior of Synplify Pro with compilepoint constraints.

Synplify-Pro Log File

Using either the Synplify Pro GUI or another text editor, open the Synplify Pro log file

Speedcore_Incremental_Compile_RefDesign_RD012/synplify/rev_1/open_sparc_fpu_icf_demo.srr and search for the section titled "Summary of Compile Points".

1110 Multiprocessing finished at : Wed					
1111 Multiprocessing took 0h:03m:32s r	ealtime, Oh	:12m:56s cputime			
1112 1113 Summary of Combile Points :					
1113 Summary of Compile Points :					
1115 Name	Status	Reason	Start Time	End Time	
1115 Name		Reason		End Time	
1117 fpu in fpu in	Mapped	No database	Wed Dec 20 13:05:19 2017	Wed Dec 20 13:05:25 2017	-
1118 fpu in ctl	Mapped	No database	Wed Dec 20 13:05:20 2017	Wed Dec 20 13:05:26 2017	
1119 fpu mul exp dp fpu mul exp dp	Mapped	No database	Wed Dec 20 13:05:27 2017	Wed Dec 20 13:05:34 2017	
1120 fpu mul ctl	Mapped	No database	Wed Dec 20 13:05:27 2017	Wed Dec 20 13:05:42 2017	
1121 fpu div fpu div	Mapped	No database	Wed Dec 20 13:05:36 2017	Wed Dec 20 13:05:56 2017	
1122 fpu div ctl	Mapped	No database	Wed Dec 20 13:05:43 2017	Wed Dec 20 13:06:03 2017	
1123 fpu out fpu out	Mapped	No database	Wed Dec 20 13:05:58 2017	Wed Dec 20 13:06:20 2017	
1124 fpu mul fpu mul	Mapped	No database	Wed Dec 20 13:05:20 2017	Wed Dec 20 13:06:23 2017	
1125 fpu in fpu in 0	Mapped	No database	Wed Dec 20 13:06:21 2017	Wed Dec 20 13:06:25 2017	
1126 fpu mul exp dp fpu mul exp dp 0	Mapped	No database	Wed Dec 20 13:06:27 2017	Wed Dec 20 13:06:34 2017	
1127 fpu out ctl	Mapped	No database	Wed Dec 20 13:06:05 2017	Wed Dec 20 13:06:43 2017	
1128 fpu div fpu div 0	Mapped	No database	Wed Dec 20 13:06:35 2017	Wed Dec 20 13:06:55 2017	
1129 fpu in fpu in 1	Mapped	No database	Wed Dec 20 13:06:57 2017	Wed Dec 20 13:07:02 2017	
1130 fpu out fpu out 0	Mapped	No database	Wed Dec 20 13:06:44 2017	Wed Dec 20 13:07:04 2017	
1131 fpu mul exp dp fpu mul exp dp 1	Mapped	No database	Wed Dec 20 13:07:05 2017	Wed Dec 20 13:07:12 2017	
1132 fpu mul fpu mul 0	Mapped	No database	Wed Dec 20 13:06:25 2017	Wed Dec 20 13:07:28 2017	
1133 fpu div fpu div 1	Mapped	No database	Wed Dec 20 13:07:13 2017	Wed Dec 20 13:07:31 2017	
1134 fpu in fpu in 2	Mapped	No database	Wed Dec 20 13:07:32 2017	Wed Dec 20 13:07:37 2017	
1135 fpu out fpu out 1	Mapped	No database	Wed Dec 20 13:07:30 2017	Wed Dec 20 13:07:50 2017	
1136 fpu mul exp dp fpu mul exp dp 2	Mapped	No database	Wed Dec 20 13:07:52 2017	Wed Dec 20 13:07:59 2017	
1137 fpu mul fpu mul 1	Mapped	No database	Wed Dec 20 13:07:04 2017	Wed Dec 20 13:08:17 2017	
1138 fpu div fpu div 2	Mapped	No database	Wed Dec 20 13:08:01 2017	Wed Dec 20 13:08:19 2017	
1139 fpu out fpu out 2	Mapped	No database	Wed Dec 20 13:08:18 2017	Wed Dec 20 13:08:40 2017	
1140 fpu mul fpu mul 2	Mapped	No database	Wed Dec 20 13:07:39 2017	Wed Dec 20 13:08:50 2017	
1141 fpu top	Mapped	No database	Wed Dec 20 13:05:19 2017	Wed Dec 20 13:08:43 2017	
1142					-
1143 Total number of compile points: 2	5				
144 ===================================	==				
1145					

Figure 56: Synplify-Pro Log File Showing "Summary of Compile Points" Section

The log file rev_1/synlog/open_sparc_fpu_icf_demo_fpga_mapper.srr lists a summary line for each of

the defined compile points. Each compile point is an instance of the modules defined in the FDC file. All of these compile points are marked as **Mapped** (in this case "No database" because the design is being mapped for the first time). The timestamp of the last compile for each indicate they are all mapped at about the same time. Immediately below that section is a reference to a separate .srr log file file for each compile point.

Note

The "Summary of Compile Points" section may contain different Name entries than those that were defined in the FDC file. These can be instances of those modules.

The log file may contain the following warnings:

```
@N: MF104 : |Found compile point of type locked on View view:work.fpu_in_ctl(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_in(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_mul_ctl(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_mul_exp_dp(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_mul(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_div_ctl(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_div_ctl(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_div(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_div(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_div(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_div(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_div(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_div(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_out_ctl(verilog)
@N: MF104 : |Found compile point of type locked on View view:work.fpu_out_ctl(verilog)
```

These warnings are due to a a caveat when using attributes with compile points. Attributes can be used when setting constraints for compile points. However, when using syn_hier on a compile point, the only valid value is *flatten*. All other values of this attribute (e.g., hard) are ignored for compile points. The syn_hier attribute behaves normally for all other module boundaries not defined as compile points.

ACE Partitioning Constraints File

The file synplyfy/rev_1/open_sparc_fpu_icf_demo_partition.prt is written by Synplify for inclusion in

the ACE project. This file contains TCL commands that define the Synplify-Pro compile points as partitions in ACE. Each command contains both the instance and view names of each partition, as well as its timestamp and compile-point type. There are many more partitions (37) listed in the .prt file than there were compile points listed in the Synplify log file because the partitions represent instances, while the compile points represent modules (many of the modules are instantiated multiple times in this design). The number of these instances will match the number of the compile points found in the "Summary of Compile Points" section.


		"/fpu_top" -view "fpu_top" -timestamp "1513803914" -cp_type "hard"
		"/fpu_top/fpu_inst[0].i_fpu/fpu_out/fpu_out_ctl" -view "fpu_out_ctl" -timestamp "1513803
		"/fpu_top/fpu_inst[0].i_fpu/fpu_out" -view "fpu_out" -timestamp "1513803914" -cp_type "l
		"/fpu_top/fpu_inst[0].i_fpu/fpu_div/fpu_div_ctl" -view "fpu_div_ctl" -timestamp "1513803
		"/fpu_top/fpu_inst[0].i_fpu/fpu_div" -view "fpu_div" -timestamp "1513803914" -cp_type "l
6	<pre>set_partition_info -name</pre>	"/fpu_top/fpu_inst[0].i_fpu/fpu_mul/fpu_mul_exp_dp" -view "fpu_mul_exp_dp" -timestamp "1
7	<pre>set_partition_info -name</pre>	"/fpu_top/fpu_inst[0].i_fpu/fpu_mul/fpu_mul_ctl" -view "fpu_mul_ctl" -timestamp "1513803
		"/fpu_top/fpu_inst[0].i_fpu/fpu_mul" -view "fpu_mul" -timestamp "1513803914" -cp_type "l
		"/fpu_top/fpu_inst[0].i_fpu/fpu_in/fpu_in_ctl" -view "fpu_in_ctl" -timestamp "1513803914
		"/fpu_top/fpu_inst[0].i_fpu/fpu_in" -view "fpu_in" -timestamp "1513803914" -cp_type "loc
11	<pre>set_partition_info -name</pre>	"/fpu_top/fpu_inst[1].i_fpu/fpu_out/fpu_out_ctl" -view "fpu_out_ctl" -timestamp "1513803"
12	<pre>set_partition_info -name</pre>	"/fpu_top/fpu_inst[1].i_fpu/fpu_out" -view "fpu_out" -timestamp "1513803914" -cp_type "l
		"/fpu_top/fpu_inst[1].i_fpu/fpu_div/fpu_div_ctl" -view "fpu_div_ctl" -timestamp "1513803
		"/fpu_top/fpu_inst[1].i_fpu/fpu_div" -view "fpu_div" -timestamp "1513803914" -cp_type "l
		"/fpu_top/fpu_inst[1].i_fpu/fpu_mul/fpu_mul_exp_dp" -view "fpu_mul_exp_dp" -timestamp "1
		"/fpu_top/fpu_inst[1].i_fpu/fpu_mul/fpu_mul_ctl" -view "fpu_mul_ctl" -timestamp "1513803
17	set_partition_info -name	"/fpu_top/fpu_inst[1].i_fpu/fpu_mul" -view "fpu_mul" -timestamp "1513803914" -cp_type "l
18	set_partition_info -name	"/fpu_top/fpu_inst[1].i_fpu/fpu_in/fpu_in_ctl" -view "fpu_in_ctl" -timestamp "1513803914"
19	<pre>set_partition_info -name</pre>	"/fpu_top/fpu_inst[1].i_fpu/fpu_in" -view "fpu_in" -timestamp "1513803914" -cp_type "loc
20	<pre>set_partition_info -name</pre>	"/fpu_top/fpu_inst[2].i_fpu/fpu_out/fpu_out_ctl" -view "fpu_out_ctl" -timestamp "1513803"
21	set_partition_info -name	"/fpu_top/fpu_inst[2].i_fpu/fpu_out" -view "fpu_out" -timestamp "1513803914" -cp_type "l
		"/fpu_top/fpu_inst[2].i_fpu/fpu_div/fpu_div_ctl" -view "fpu_div_ctl" -timestamp "1513803
		"/fpu_top/fpu_inst[2].i_fpu/fpu_div" -view "fpu_div" -timestamp "1513803914" -cp_type "l
		"/fpu_top/fpu_inst[2].i_fpu/fpu_mul/fpu_mul_exp_dp" -view "fpu_mul_exp_dp" -timestamp "1
		"/fpu_top/fpu_inst[2].i_fpu/fpu_mul/fpu_mul_ctl" -view "fpu_mul_ctl" -timestamp "1513803
26	set_partition_info -name	"/fpu_top/fpu_inst[2].i_fpu/fpu_mul" -view "fpu_mul" -timestamp "1513803914" -cp_type "l
27	<pre>set_partition_info -name</pre>	"/fpu_top/fpu_inst[2].i_fpu/fpu_in/fpu_in_ctl" -view "fpu_in_ctl" -timestamp "1513803914
		"/fpu_top/fpu_inst[2].i_fpu/fpu_in" -view "fpu_in" -timestamp "1513803914" -cp_type "loc
		"/fpu_top/fpu_inst[3].i_fpu/fpu_out/fpu_out_ctl" -view "fpu_out_ctl" -timestamp "1513803"
		"/fpu_top/fpu_inst[3].i_fpu/fpu_out" -view "fpu_out" -timestamp "1513803914" -cp_type "l
		"/fpu_top/fpu_inst[3].i_fpu/fpu_div/fpu_div_ctl" -view "fpu_div_ctl" -timestamp "1513803"
		"/fpu_top/fpu_inst[3].i_fpu/fpu_div" -view "fpu_div" -timestamp "1513803914" -cp_type "l
		"/fpu_top/fpu_inst[3].i_fpu/fpu_mul/fpu_mul_exp_dp" -view "fpu_mul_exp_dp" -timestamp "1
		"/fpu_top/fpu_inst[3].i_fpu/fpu_mul/fpu_mul_ctl" -view "fpu_mul_ctl" -timestamp "1513803
		"/fpu_top/fpu_inst[3].i_fpu/fpu_mul" -view "fpu_mul" -timestamp "1513803914" -cp_type "l
		"/fpu_top/fpu_inst[3].i_fpu/fpu_in/fpu_in_ctl" -view "fpu_in_ctl" -timestamp "1513803914
37	<pre>set_partition_info -name</pre>	"/fpu_top/fpu_inst[3].i_fpu/fpu_in" -view "fpu_in" -timestamp "1513803914" -cp_type "loc

Figure 57: Contents of the open_sparc_fpu_icf_demo_partition.prt File

Technology View

Click on the Technology View button 🍛 to open the design schematic, then select one of the fpu_inst instances.

These instances can be identified by expanding the Instances/Groups folder and then left-mouse click on one to select it. The selected instance is highlighted with a red boundary in the Tech popup view.








Figure 59: ?

Use the right mouse to push into that level of the hierarchy. The schematic will then update. The locked and hard

partitions have a green background color while the default instance background color is yellow. In the schematic area, use the right now to either push or pop hierarchy levels, depending on where the mouse is located when clicked.




Figure 60: Synplify Pro "Technology View"

Exit from Synplify Pro. Next, the design must be placed and routed in ACE.

Step 5: Set up the ACE Project

Under Windows, double click on the ACE icon.

Then create a new project with File \rightarrow Create Project. Click Browse to navigate through the filesystem to ensure

that the project is created under the subdirectory Speedcore_Incremental_Compile_RefDesign_RD012/ace and click **OK**. Use 'proj_1' for the project name, and 'impl_1' for the implementation name. Click **Finish**.

The ACE home screen appears with an empty project named proj_1 and an implementation named impl_1, as in the following screen shot:

ACE - Achronix CAD Environment - Version HS1.1 - proj_1->impl_1 (AC	16tSC01HI01C)	
File Edit Actions Window Help	-	
📄 🖓 💝 🛠 🗈 💼 🕐 🌮 🔚 🖽 😫 🗗		
🚰 Projects 🛛 🖆 🐸 🙀 🛑 💭 🕼 🛛 😭 🖉 🖉	E Options 🛛 🗖	- 8
 Projects 32 Projects 32 Projects 33 Projects 34 	Project: proj_1 Implementation: impl_1 Posign Preparation Advanced Design Preparation Place and Route Timing Analysis Bitstream Generation FPGA Download Total Console Total Console Total Console Interview CAD Environment Version H51.1 Build 95834 (c) Copyright 2006-2016 Actronity Semiconductor Corp. All rights res all messages logged in file C:/Users/mikeriepe/.actronitx/ace_2016_106 INFO: License ace-v1.0 on server cad12 (9535 of 9800 Licenses available cmd> cac_internal::enable_reserved all cmd> caret_project -no_db cmd>	Date 2016-10-11 00:38 erved.
		-
	•	
□◆	16M pf 33M	1

Figure 61: ACE Home Screen

Select File \rightarrow Add Project Source Files..., then click on Speedcore_Incremental_Compile_RefDesign_RD012 in the pathname bar to locate the source files and open the following dialog box:

	Achronix > Speedcore_Incremental_Co	omplie_KerDesign_KD012	▼ 47	Search Speedcore_Ir	ncremental
rganize 🔻 New folder				:==	- 🗔 🤇
F avorites	^ Name	Date modified	Туре	Size	
📃 Desktop	\mu ace	10/12/2016 12:47	File folder		
🐌 Downloads	Constraints	10/12/2016 11:55	File folder		
😌 Dropbox	🔒 rtl	10/12/2016 11:55	File folder		
🛃 Google Drive	🔐 rtl_V1	10/12/2016 11:55	File folder		
Recent Places	\mu rtl_V2	10/12/2016 11:55	File folder		
	📕 rtl_V3	10/12/2016 11:55	File folder		
Libraries	≡ 👪 rtl_V4	10/12/2016 11:55	File folder		
Documents	synplify	10/12/2016 11:57	File folder		
J Music					
Pictures					
📑 Videos					
Computer					
🏜 OS (C:)					
🚽 General (\\watt) (G:)					
🚽 general (\\TAHOE) (U:)					
🚽 mikeriepe (\\BOB\views) (V:)					
😿 billteng (\\itchy4\scratch1) (W:)	_				
mike (\itch://\ccratch1) (Y)	•				
File name:			-	*.pdc;*.sdc;*.prt;*.scf;	;*.v;*.vma;
File name:			•	Open	Can

Figure 62: "Design Source Files" Dialog Box

Navigate to the constraints directory, select the open_sparc_fpu_icf_demo.sdc file, and then click OK. Bring

up the Add Project Source Files dialog box again, navigate to the directory synplify/rev_1/, control-click to select the
files open_sparc_fpu_icf_demo.vm and open_sparc_fpu_icf_demo_partition.prt, and click OK to add
them to the project.

Finally, in the Options tab under "Design Preparation", verify that the Target Device is the same device name used

in Synplify, and verify that the **Enable Incremental Compile** implementation option checkbox is checked. All of the files just added appear under the ace/Netlists and ace/Constraints folders of the Projects tab.

Tip

In the **Projects Perspective** \rightarrow **Projects View** click on the triangle next to Constraints to list out the constraint files, etc.

O ACE - Achronix CAD Environment - Version HS1.1 - proj_1->impl_1 (AC	C16tSC01HI01C)	
File Edit Actions Window Help		distant his so that
A → → → A → A → A → A → A → A → A →		
Projects Projects	E Options Project proj.1 Implementation: impl.1 Pasign Preparation Target Device ACL6tSC01HI01C Package CORE Package CORE Core Voltage 0.80 Junction Temperature 0 Flow Mode Evaluation Temperature 0 Tempera	
Iow 23 ▶ ▶ ▶ ■ ● Prepare A Run Prepare A Run Frepare A Run Prepare ● A Run Stimated Timing Analysis ● ● ● ● Place and Route ● ● ● ● ● A Run Post-Placement Timing Analysis ■ @ Design Completion ■ @ Design Completion ■ @ A Run Start Place Steign ■ A Run Start Place Steign ■ Run Start BORC Checks ♥ Mace Run Sparte Timing Analysis	Incremental Compile I	
A Generate Find Symuthion Netlist A Generate Find Symuthion Netlist FPGA Programming A Generate Bitstream FPGA Download	cmd> add_project_netlist -project "proj_1" "C:/Achronix/Speedcore_Increm	rved. 12 <u>12 43 35.log</u> , created at 12:43:35 on 10/12/2016 . kunning on SJC-4184-MRB (x64).
C:\Achronix\Speedcore_Incremental_Compile_RefDesign_RD	012\ace\proj_1.acxprj	22M of 33M

Figure 63: ACE "Projects" Tab

Recall from Step 4 (see page) that the open_sparc_fpu_icf_demo_partition.prt file (added to the

project above) contains the partition definitions exported from Synplify Pro. The presence of this constraint file and the Enable Incremental Compile implementation option are the only configuration changes that distinguish the incremental compile flow from the standard non-incremental flow.

Immediately under the Enable Incremental Compile implementation option checkbox is a drop-down box for the

Incremental Compile Mode implementation option. Available values are strict and smart. Strict mode ensures that placement of locked instances in unchanged partitions are completely preserved. Smart mode (the default) allows ACE to try to intelligently preserve placement in locked partitions for better design performance.

Step 6: Compile the Design in ACE

In the Flow tab, uncheck the Run Sign-off Timing Analysis and Generate Bitstream flow step checkboxes to

save some runtime. Then click the green triangle in the upper-right corner of the Flow View to run the Prepare, Placement, and Routing flow. When the ACE flow completes, a green check mark appears by the Run Final DRC Checks flow step in the Flow View.

Step 7: Review ACE Results

Next is a review of some of the features available to help in understanding and optimizing the partition constraints.

Partition Report

While the ACE flow is running, the Partition Report can be viewed at any time after the completion of the Run Prepare flow step. In the ACE GUI, the report opens automatically in the Editor Area of the Project perspective.

t Actions Window Help	a en : 🗊 🖬	1 163 ett 6	1.6.0	6																									
I 🗁 🛷 🌭 📌 📄 👘 🤇 Clock/Reset Report — fpu_top ⊠					Dartition	Report -	fou	ton M	1																				
	i ounzation ke	port - Prepar	ea - tha tob		Partition	r neport -	- iba	tob w																					
artition Report																													
ACE Achronix CAD Environment 1 Design: proj_1 - impl_1 - fpu_top Device: AC18tSC01HI01C Generated on Wed Oct 12 16:11:48 P Host: sjc-4184-mrb		3ulid 95834	- Date 2016-10-1	1 00:38																									
immary																													
Number of partitions: 37 (37 re-co Number of instances: 51103 (5110)	mpiled, 100.00%)	0.0080																											
 Number of nets: 62323 (62323 re- 	compiled, 100.001	%)																											
etails																													
Partition Name	Module Name	Re- Compiled?	Timestamp	Туре	Nets	Insts	LUTS	Flops I	MUX4s	MUX8s	ALUs	LRAMs	BRAMs	DSPs	IPINs	OPINS	CLK_IPINS	CLK_OPIN	Boundary Input Nets	Boundary Output Nets	Registered Input Nets	Registered Output Nets	Constant Input Nets	Constant Output Nets	Floating Input Nets	Floating Output Nets	Dangling Input Nets	Dangling Output Nets	Feedthrou Nets
/fpu_top	fpu_top	Yes	Wed 12 Oct 2016 03:41:11 PM	Hard	23167	19739	13436	5321 1	155	0	308	0	0	o	364	154	1	0	0	0	0	0	0	0	0	0	0	0	0
/fpu_top/fpu_inst[0].i_fpu/fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	4352	3485	2641	774 (0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	0
/fpu_top/fpu_inst[1].i_fpu/fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	4352	3485	2641	774 (0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	0
/fpu_top/fpu_inst[2].i_fpu/fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	4352	3485	2641	774 0	0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	o
/fpu_top/fpu_inst[3].i_fpu/fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	4352	3485	2641	774 0	0	0	64	0	o	6	o	o	o	0	113	53	1	o	0	1	o	o	o	1	o
/fpu_top/fpu_inst[1].i_fpu/fpu_div	fpu_div	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	2121	1829	1316	491 (0	0	22	0	0	o	0	0	0	0	129	65	1	0	0	1	0	0	0	1	0
/fpu_top/fpu_inst[0].i_fpu/fpu_div	fpu_div	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	2121	1829	1316	491 (0	0	22	0	0	0	0	0	0	0	129	65	1	0	0	1	0	0	0	1	0
/fpu_top/fpu_inst(2).i_fpu/fpu_div	fpu_div	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	2121	1829	1316	491 (0	0	22	0	o	o	o	0	0	0	129	65	1	o	0	1	0	0	o	1	o
/fpu_top/fpu_inst[3].i_fpu/fpu_div	fpu_div	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	2121	1829	1316	491 0	0	0	22	o	o	o	o	0	0	0	129	65	1	o	o	1	o	0	o	1	o
//pu_top/fpu_inst[1].i_fpu/fpu_in	fpu_in	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	877	789	484	305 0	0	o	o	o	0	o	0	o	o	0	83	311	82	D	1	1	o	o	0	1	o
/fpu_top/fpu_inst(2).i_fpu/fpu_in	fpu_in	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	877	789	484	305 0	0	0	0	0	0	o	0	o	0	0	83	311	82	0	1	1	0	0	0	1	0
/fpu_top/fpu_inst(3).i_fpu/fpu_in	fpu_in	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	877	789	484	305 0	0	0	0	0	0	o	0	0	0	0	83	311	82	0	1	1	0	0	0	1	0
/fpu_top/fpu_inst(0].i_fpu/fpu_in	fpu_in	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	877	789	484	305 0	0	0	0	0	0	0	0	0	0	0	83	311	82	0	1	1	0	0	0	1	0
/fpu_top/fpu_inst [1].i_fpu/fpu_mul/fpu_mul_ctl	fpu_mul_ctl	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	548	404	218	184 (0	0	2	o	0	o	o	0	o	0	133	78	3	7	1	1	0	0	0	0	3
//pu_top/fpu_inst	fpu_mul_ctl	Yes	Wed 12 Oct 2016 03:41:11 PM	Locked	548	404	218	184 0	0	0	2	0	o	o	o	0	o	0	133	78	3	7	1	1	o	0	0	0	3
[3].i_fpu/fpu_mul/fpu_mul_ctl																													

Figure 64: ACE Partition Report After the First Incremental Compile Iteration

V First look at the Summary section. The report shows the total number of partitions and the number that were

recompiled (in this case 100% because this was the first pass through the flow). Also listed are the number of instances and nets that are owned by a partition, plus the number that were recompiled by ACE (again, 100% of each). Placement runtimes are proportional to the number of recompiled instances, and routing runtimes are proportional to the number of recompiled nets.

The Details section displays a table with one row for each partition. Columns are printed as follows

- Partition Name (which are the same as the instance name in the unflattened RTL)
- Module Name (derived from the module name in the RTL)
- Re-Compiled? column ("yes" or "no")
- Timestamp (time and date when it was last compiled in Synplify Pro)
- Type (only "Hard" and "Locked" are supported by ACE)
- The number of nets and instances owned by the partition

• A series of columns with instance counts for LUTs, Flops (DFFs), ALUs, LRAMs, BRAMs, etc.

The final eleven columns in the Details section provide information about the boundary nets of each partition. This information is useful in analyzing the suitability of each module for partitioning and to suggest ways in which the design may be improved to make it more amenable to partitioning. These include:

- Two columns counting the number of input nets and output nets crossing the boundary. These correspond to the ports of the original RTL module that have been flattened away. An input net has its driver outside the partition, while an output net has its driver inside the partition. The larger the ratio of boundary nets to instances in a partition, the more likely it is that the placement and routing of the partition will be disturbed when neighboring partitions are recompiled (this is a corollary of Rent's Rule).
- Two columns with the number of input and output boundary nets that are registered. Registering boundary ports is always a good idea as it can be harder to maintain timing closure of cross-boundary paths when a partition or its parent needs to be recompiled.
- Two columns with the number of input and output boundary nets driven by a constant. Designers often tie-off unused inputs or outputs of a block and assume that those constants will be optimized away by the logic synthesis tools. However, logic synthesis must assume that those constants may change in the future, so constant propagation cannot be performed across locked partition boundaries. Locking can result in a netlist that is much larger than expected. It is better to define a compile point on an RTL wrapper module that encloses input pin constants inside the partition and output-pin constants outside the partition. This method provides logic synthesis with the freedom to eliminate gates made redundant by the constants.
- Four columns with the number of input and output boundary nets that are floating and dangling, respectively. Floating nets have input pin loads with no driver, and dangling nets have a driver with no input pin loads. Similarly to constant boundary nets, logic synthesis is not able to optimize away floating and dangling logic across locked partition boundaries. Again, if a design has pins on a module that can logically be left unconnected, it is usually best to create a wrapper module so that unconnected inputs are enclosed within the partition and unconnected outputs are outside the partition, and then define the wrapper module as the partition instead.
- One column with the number of feedthrough nets. A feedthrough net enters an input pin of a module and exits
 through an output pin without driving any logic inside the partition. Again because logic synthesis cannot optimize
 logic across Locked partition boundaries, and it cannot eliminate pins on either Locked or Hard partition
 boundaries, it is best to eliminate feedthrough nets from the design. Feedthroughs impose constraints on
 synthesis, placement, and routing that can results in unnecessary delay and routing congestion.

Note

In table is sorted so that partitions with a recompiled state of "Yes" appear first, then sorted by number of instances.

Floorplan View

V After the Routing flow step has completed, switch to the Floorplanner perspective to view the results. In the

Floorplanner view's flyout palette, under the Layers section, turn on visibility for Instances, but turn off visibility for Sites, Clock Routes, and Non-clock Routes.




Figure 65: ACE Floorplanner Perspective After the First Incremental Compile Iteration

First switch to the Partitions tab to view an active table with one row for each partition name. Columns exist for the

Partition Timestamp; Re-Compiled status (a check-mark or not); the number of Flops, LUTs, ALUs, BRAMs, LRAMs, and Others (IOs, sources, etc); and the number of Cumulative Flops, LUTs, ALUs, BRAMs, LRAMs, and Others. The number of cumulative instances of each type includes instances owned by the given partition, as well as all child partitions below that partition in the RTL hierarchy. The number of instances of each type includes only those instances directly owned by the given partition.

The column named Force Recompile on Next Run provides a mechanism to override the partition's timestamp during the *next* pass through ACE. Right-click anywhere in the row for a partition and select **Force Partition Changed**. A check mark appears in the Force Recompile on Next Run column, and the partition is re-placed and re-routed the next time the flow is run, even if there were no RTL changes nor recompilation in Synplify-Pro. Right-click again and select **Un-Force Partition Changed** to remove the check mark.

The column named Highlight Color displays a box with the partition's highlight color. It should currently be empty.

Right-click on the row for a partition and select Highlight Partition to highlight the partition's instances in the Floorplanner view with the current highlight color for the Partition tab. In the toolbar above the table, click on the Choose Highlight

Color tool 🛄 to change the highlight color to be used in the next Highlight command. Right-click on the partition row and

select Un-Highlight Partition to disable highlighting of the partition's instances. Alternatively, the Highlight Partition 🟒

and Un-Highlight Partition 📉 tools in the toolbar can be used to highlight the currently selected partition in the table.

Finally, ensure that none of the partitions are highlighted, and click the Auto-Highlight Partitions *for the partitions with an automatically selected color:*




Figure 66: Highlighting Partitions in ACE After the First Incremental Compile Iteration

The auto-highlight *feature* is an extremely powerful tool in understanding the logical and physical connectivity relationships between partitions. Generally, instances in a partition are placed in close proximity to each other if the connectivity within the partition is stronger than the connectivity outside (i.e., Rent's Rule: the number of ports on the partition being much smaller than the number of instances). The instances in one partition are generally placed close to the instances of other partitions with strong connectivity between them, and farther away from other partitions with weak connectivity. Specifically, if a partition has instances scattered over a wide area, it means that the instances are more strongly connected to other partitions than they are to each other. It may be better to remove that partition from the partition constraints. Placement and routing QoR may improve if that partition is recompiled every time the RTL is recompiled, allowing those instances to adapt to changes in their neighbors. This behavior may even be a sign that the RTL should be re-architected to absorb those glue logic instances into the top-level block or their neighboring instances.

Tools also exist in the toolbar to zoom to the instances of the selected partition, search for the instances of the selected partition (this generates the appropriate TCL find command and prints the resulting list of instances to the console), and add the instances of the selected partition to the selection set.

To enable the top row of the Partition table contain filter icons which can be used to control visibility of the partition

rows, click on the Toggle Filter Row Visibility button 👔 . Clicking on this icon allows a visibility filter based on the

values in that column to be specified. For example, clicking on the filter icon Υ above the LUTs column allows viewing only partitions with, say, greater than 3,000 LUTs. This filter can be useful if there are a large number of partitions.

👩 Tip

When using the Placement Region Tool in the Floorplanner view to create a new placement region, dragand-drop a row from the Partitions view onto the newly created region. This action generates the correct add_region_find_insts command to add all instances in that partition to the placement region.

Netlist Browser

V The Netlist Browser tab also contains several features dedicated to the Incremental Compile Flow. There is a new

column named Partition listing which partition owns all instances represented by that row in the table. No partition name is given if the instances are not owned by a partition, or if they are split between two or more partitions. When a partition is highlighted in the Partitions view, that highlight color is also present in the Highlight Color column of the Netlist Browser in all rows owned by the given partition.

🖩 👜 ؇ 🍫 🎸 🗎 🛕 🤉 🕐 🖉 🗄 📑 🕐 🖓	\$ \$ \$					
🔋 Netlist Browser 🕱 过 Clock Domains						🕀 🕞 🗙 🌽 🍠 🗖 😪 🍸 🗖
Instance Name	Hi	Cell Type	Clock Do	Core I	OR	Partition
🖶 const0_fpu_inst[1]				~		/fpu_top
🗉 🌐 i_fpu				~		/fpu_top
🖶 const0_fpu_inst[2]				~		/fpu_top
🖶 const0_fpu_inst[3]				~		/fpu_top
🖶 fpu_inst[0]			gclk	~		/fpu_top
🗆 🌐 i_fpu			gclk	~		/fpu_top
🗉 🖶 cluster_header			gclk	~		/fpu_top
🗆 🖶 fpu_add			gclk	~		/fpu_top
🗉 🌐 fpu_add_ctl			gclk	~		/fpu_top
🗉 🌐 fpu_add_exp_dp			gclk	~		/fpu_top
🗉 🖶 fpu_add_frac_dp			gclk	~		/fpu_top
🗆 🌐 fpu_div			gclk	~		/fpu_top
🗉 🖶 fpu_div_ctl			gclk	~		/fpu_top
= # fpu_div_exp_dp			gclk	 ✓ 		/fpu_top
🗉 🌐 fpu_div_frac_dp			gclk	~		/fpu_top
✓ div_exp1_expadd1_i		LUT4	gclk	~		p/fpu_inst[0].i_fpu/fpu_div
<pre>✓ilconst0_RR2</pre>		LUT4		~	/fpu_to	p/fpu_inst[0].i_fpu/fpu_div
🗆 🖶 fpu_in			gclk	~		/fpu_top
fpu_in_ctl			gclk	~		/fpu_top
🗉 🌐 fpu_in_dp			gclk	~		/fpu_top
✓ilconst0_RR2		LUT4		~	/fpu_to	op/fpu_inst[0].i_fpu/fpu_in
□			gclk	~		/fpu_top
🗉 🖶 fpu_mul_ctl			gclk	~		/fpu_top
the second			gclk	~		/fpu_top
fpu_mul_frac_dp fpu_inst[0].i_fpu.fpu_mul.fpu_mul_frac_dp			gclk	~		/fpu_top
			gclk	~		/fpu_top
✓i2const0_RR2		LUT4		~	/īpu_to	p/fpu_inst[0].i_fpu/fpu_mul
□			gclk	~		/fpu_top
			gclk	~		/fpu_top
# fpu_out_dp #ilconst0_BB2		11174	gclk	~	fou to	/fpu_top
✓i1const0_RR2		LUT4		~	/ipu_to	p/fpu_inst[0].i_fpu/fpu_out
⊞ test_stub ✓i1const0 RR2		LUT4		✓		/fpu_top /fpu_top
✓ i1consto_KR2 ✓ inq_in2_i[55]		LUT4	gclk	× ×		
		LUT4	-	✓		/fpu_top
<pre>✓ inq_in2_i[56]</pre> ✓ inq_in2_i[57]		LUT4	gclk gclk	× ×		/fpu_top
✓ inq_in2_(57) ✓ inq_in2_i(58)		LUT4	gclk	× ×		/fpu_top /fpu_top
✓ ind_in2_(58) ✓ ind_in2_(59)		LUT4	gclk	~		/fpu_top
✓ ind_in2_[09]		LUT4		~		
✓ ind_in2_i(00) ✓ ind_in2_i(61)		LUT4	gclk gclk	×		/fpu_top /fpu_top
✓ ind_in2_i[61] ✓ ind_in2_i[62]		LUT4	gclk	✓		/fpu_top
♥ Ind_In2_(02)		1014	gclk	~		/fpu_top
# fpu_inst[2]			gclk	~		/fpu_top
the fpu_inst[2]			gclk	~		/fpu_top
rpu_inst[5] ∱∕∕aret Linin		IDIN	guik			/ipu_top

Figure 67: ACE Netlist Browser

End of the First Pass of ACE Place and Route



At this point, exit out of ACE if desired.

Note

ACE can stay in memory and "incremental" runs can be implemented in the same ACE session because ACE will recognize that inputs to the ACE flows have changed, and will run incremental flows appropriately.

Step 8: Change the RTL (rtl_V1)

It is at this point where the utility of the Incremental Compile Flow begins to become apparent. The next steps simulate the actions of a product development team in the middle of a design iteration by modifying the RTL for one of the partitions, and then rerunning Synthesis, Prepare, Placement, and Routing (SPP&R).

First, navigate to the top-level directory of the tutorial project and start Synplify-Pro if it is no longer running. Under Linux, execute:

```
% cd <your work area>/ Speedcore_Incremental_Compile_Reference_Design_RD012
% synplify_pro
```

Under Windows, double-click on the Synplify Pro icon.

This step simulates an RTL change by replacing the source file rtl/fpu_mul_ctl.v with the version in the

directory rtl_V1 . To do this in Synplify Pro, in the Project Files tab, navigate to the Verilog folder and left click on the file to be changed to select it by clicking on its name, in this case $fpu_mul_ctl.v$, and then right-click to bring up popup menu followed by **Change File...** or select **Project** \rightarrow **Change File**. In the dialog box that appears, use the drop-down box of the Look in field and navigate from the directory rtl to the directory rtl_V1 . Then double-click on the file $fpu_mul_ctl.v$, or select it and click **OK**. The old version of the file is then removed from the project and replaced by the modified version. Diff the old and new versions of the file to see the changes:

```
$ diff rtl_V1/fpu_mul_ctl.v rtl
```

Note

A flop has been added to the 5-bit wire mul_exc_out.

Step 9: Recompile the Design in Synplify Pro (rtl_V1)

Click **Run** on the Synplify Pro home screen to recompile and remap the design.

Note

Runtime will be much faster than in the first iteration because only the changed module needs to be recompiled.

Step 10: Review Synplify Results (rtl_V1)

Synplify Pro Log File (rtl_v1)

Once again, open the Synplify Pro log file Speedcore_Incremental_Compile_Reference_Design_RD012

/synplify/rev_1/open_sparc_fpu_icf_demo.srr and search for the section titled "Summary of Compile Points". All of the partitions have a status of *unchanged* except for the partition fpu_mul_ctl and its parent partition, which have status *remapped* and a reason of *design changed*. The timestamp of the remapped partitions have also been advanced.

1668 Multiprocessing finished at : We 1669 Multiprocessing took 0h:00m:16s			
	,	n:24s cputime	
1670		-	
1671 Summary of Compile Points :			
1672 ******			
1673 Name	Status	Reason	Start Time
1674			
1675 fpu_mul_ctl	Remapped	Design changed	Wed Dec 20 14:21:11
1676 fpu_in_fpu_in	Unchanged	-	Wed Dec 20 13:05:19
1677 fpu_in_ctl	Unchanged	-	Wed Dec 20 13:05:20
1678 fpu_mul_fpu_mul	Unchanged	-	Wed Dec 20 13:05:20
1679 fpu_mul_exp_dp_fpu_mul_exp_dp	Unchanged	-	Wed Dec 20 13:05:27
1680 fpu_div_fpu_div	Unchanged	-	Wed Dec 20 13:05:36
1681 fpu_div_ctl	Unchanged	-	Wed Dec 20 13:05:43
1682 fpu_out_fpu_out	Unchanged	-	Wed Dec 20 13:05:58
1683 fpu_out_ctl	Unchanged	-	Wed Dec 20 13:06:05
1684 fpu_in_fpu_in_0	Unchanged	-	Wed Dec 20 13:06:21
1685 fpu_mul_fpu_mul_0	Unchanged	-	Wed Dec 20 13:06:25
<pre>1686 fpu_mul_exp_dp_fpu_mul_exp_dp_0</pre>	Unchanged	-	Wed Dec 20 13:06:27
1687 fpu_div_fpu_div_0	Unchanged	-	Wed Dec 20 13:06:35
1688 fpu_out_fpu_out_0	Unchanged	-	Wed Dec 20 13:06:44
1689 fpu_in_fpu_in_1	Unchanged	-	Wed Dec 20 13:06:57
1690 fpu_mul_fpu_mul_1	Unchanged	-	Wed Dec 20 13:07:04
1691 fpu_mul_exp_dp_fpu_mul_exp_dp_1	Unchanged	-	Wed Dec 20 13:07:05
1692 fpu_div_fpu_div_1	Unchanged	-	Wed Dec 20 13:07:13
1693 fpu_out_fpu_out_1	Unchanged	-	Wed Dec 20 13:07:30
1694 fpu_in_fpu_in_2	Unchanged	-	Wed Dec 20 13:07:32
1695 fpu_mul_fpu_mul_2	Unchanged	-	Wed Dec 20 13:07:39
1696 fpu_mul_exp_dp_fpu_mul_exp_dp_2	Unchanged	-	Wed Dec 20 13:07:52
1697 fpu_div_fpu_div_2	Unchanged	-	Wed Dec 20 13:08:01
1698 fpu_out_fpu_out_2	Unchanged	-	Wed Dec 20 13:08:18
1699 fpu_top	Unchanged	-	Wed Dec 20 13:05:19
1701 Total number of compile points:			
1702			•
		Ln 1672 Col	29 Total 2009 Ovr B

Figure 68: Synplify Pro Log File Showing Changed Compile Points

ACE Partitioning Constraints File (rtl_V1)

Also re-open file Speedcore_Incremental_Compile_RefDesign_RD012/synplify/rev_1

/open_sparc_fpu_icf_demo_partition.prt and observe that the same changes are also reflected in the constraints file written out for ACE. Again, the timestamp has advanced when compared with the unmodified partitions.

ſ		1 set partition info -name "/fpu top" -view "fpu top" -timestamp "1513803914" -cp type "hard"
		2 set partition info -name "/fpu top/fpu inst[0].i fpu/fpu out/fpu out ctl" -view "fpu out ctl" -timestamp "1513803914" -cp type "locked"
		3 set partition info -name "/fpu top/fpu inst[0].i fpu/fpu out" -view "fpu out" -timestamp "1513803914" -cp type "locked"
		4 set partition info -name "/fpu top/fpu inst[0].i fpu/fpu div/fpu div ctl" -view "fpu div ctl" -timestamp "1513803914" -cp type "locked"
		5 set partition info -name "/fpu top/fpu inst[0].i fpu/fpu div" -view "fpu div" -timestamp "1513803914" -cp type "locked"
		6 set partition info -name "/fpu top/fpu inst[0].i fpu/fpu mul/fpu mul exp dp" -view "fpu mul exp dp" -timestamp "1513803914" -cp type "locked"
		7 set partition info -name "/fpu top/fpu inst[0].i fpu/fpu mul/fpu mul ctl" -view "fpu mul ctl" -timestamp "1513808464" -cp type "locked"
		8 set partition info -name "/fpu top/fpu inst[0].i fpu/fpu mul" -view "fpu mul" -timestamp "1513803914" -cp type "locked"
		9 set partition info -name "/fpu top/fpu inst[0].i fpu/fpu in/fpu in ctl" -view "fpu in ctl" -timestamp "1513803914" -cp type "locked"
	1	0 set partition info -name "/fpu top/fpu inst[0].i fpu/fpu in" -view "fpu in" -timestamp "1513803914" -cp type "locked"
	1	1 set partition info -name "/fpu top/fpu inst[1].i fpu/fpu out/fpu out ctl" -view "fpu out ctl" -timestamp "1513803914" -cp type "locked"
	1	2 set partition info -name "/fpu top/fpu inst[1].i fpu/fpu out" -view "fpu out" -timestamp "1513803914" -cp type "locked"
	1	3 set_partition_info -name "/fpu_top/fpu_inst[1].i_fpu/fpu_div/fpu_div_ctl" -view "fpu_div_ctl" -timestamp "1513803914" -cp_type "locked"
	1	4 set_partition_info -name "/fpu_top/fpu_inst[1].i_fpu/fpu_div" -view "fpu_div" -timestamp "1513803914" -cp_type "locked"
	1	5 set_partition_info -name "/fpu_top/fpu_inst[1].i_fpu/fpu_mul/fpu_mul_exp_dp" -view "fpu_mul_exp_dp" -timestamp "1513803914" -cp_type "locked"
Ш		6 set_partition_info -name "/fpu_top/fpu_inst[1].i_fpu/fpu_mul/fpu_mul_ctl" -view "fpu_mul_ctl" -timestamp "1513808464" -cp_type "locked"
		7 set_partition_info -name "/fpu_top/fpu_inst[1].i_fpu/fpu_mul" -view "fpu_mul" -timestamp "1513803914" -cp_type "locked"
		8 set_partition_info -name "/fpu_top/fpu_inst[1].i_fpu/fpu_in/fpu_in_ctl" -view "fpu_in_ctl" -timestamp "1513803914" -cp_type "locked"
		9 set_partition_info -name "/fpu_top/fpu_inst[1].i_fpu/fpu_in" -view "fpu_in" -timestamp "1513803914" -cp_type "locked"
		8 set_partition_info -name "/fpu_top/fpu_inst[2].i_fpu/fpu_out/fpu_out_ctl" -view "fpu_out_ctl" -timestamp "1513803914" -cp_type "locked"
		1 set_partition_info -name "/fpu_top/fpu_inst[2].i_fpu/fpu_out" -view "fpu_out" -timestamp "1513803914" -cp_type "locked"
Ш		2 set_partition_info -name "/fpu_top/fpu_inst[2].i_fpu/fpu_div/fpu_div_ctl" -view "fpu_div_ctl" -timestamp "1513803914" -cp_type "locked"
		3 set_partition_info -name "/fpu_top/fpu_inst[2].i_fpu/fpu_div" -view "fpu_div" -timestamp "1513803914" -cp_type "locked"
		4 set_partition_info -name "/fpu_top/fpu_inst[2].i_fpu/fpu_mul/fpu_mul_exp_dp" -view "fpu_mul_exp_dp" -timestamp "1513803914" -cp_type "locked"
		5 set_partition_info -name "/fpu_top/fpu_inst[2].i_fpu/fpu_mul/fpu_mul_ctl" -view "fpu_mul_ctl" -timestamp "1513808464" -cp_type "locked"
		% set_partition_info -name "/fpu_top/fpu_inst[2].i_fpu/fpu_mul" -view "fpu_mul" -timestamp "1513803914" -cp_type "locked"
Ш		7 set_partition_info -name "/fpu_top/fpu_inst[2].i_fpu/fpu_in/fpu_in_ctl" -view "fpu_in_ctl" -timestamp "1513803914" -cp_type "locked"
Ш		8 set_partition_info -name "/fpu_top/fpu_inst[2].i_fpu/fpu_in" -view "fpu_in" -timestamp "1513803914" -cp_type "locked"
Ш		9 set_partition_info -name "/fpu_top/fpu_inst[3].i_fpu/fpu_out/fpu_out_ctl" -view "fpu_out_ctl" -timestamp "1513803914" -cp_type "locked"
Ш		0 set_partition_info -name "/fpu_top/fpu_inst[3].i_fpu/fpu_out" -view "fpu_out" -timestamp "1513803914" -cp_type "locked"
Ш		11 set_partition_info -name "/fpu_top/fpu_inst[3].i_fpu/fpu_div/fpu_div_ctl" -view "fpu_div_ctl" -timestamp "1513803914" -cp_type "locked"
		2 set_partition_info -name "/fpu_top/fpu_inst[3].i_fpu/fpu_div" -view "fpu_div" -timestamp "1513803914" -cp_type "locked"
Ш		3 set_partition_info -name "/fpu_top/fpu_inst[3].i_fpu/fpu_mul/fpu_mul_exp_dp" -view "fpu_mul exp_dp" -timestamp "1513803914" -cp_type "locked"
Ш		4 set_partition_info -name "/fpu_top/fpu_inst[3].i_fpu/fpu_mul/fpu_mul_ctl" -view "fpu_mul_ctl" -timestamp "1513808464" -cp_type "locked"
		5 set_partition_info -name "/fpu_top/fpu_inst[3].i_fpu/fpu_mul" -view "fpu_mul" -timestamp "1513803914" -cp_type "locked"
Ш		6 set_partition_info -name "/fpu_top/fpu_inst[3].i_fpu/fpu_in/fpu_in_ctl" -view "fpu_in_ctl" -timestamp "1513803914" -cp_type "locked"
	3	7 set_partition_info -name "/fpu_top/fpu_inst[3].i_fpu/fpu_in" -view "fpu_in" -timestamp "1513803914" -cp_type "locked"
	4	
	<u> </u>	
		Ln 25 Col 63 Total 37 Ovr Block

Figure 69: ACE Partitioning Constraints File: open_sparc_fpu_icf_demo_partition.prt

Use File \rightarrow Close to close Synplify Pro, and click on "Save changes to project proj_1".

Step 11: Recompile the Design in ACE (rtl_V1)

If ACE was exited earlier, navigate to the same ace directory as before, and start ACE again. Otherwise, continue on from the current ACE session.

Ensure that this tutorial project is the active project. Again, uncheck the **Run Sign-off Timing Analysis** and **Generate Bitstream** flow steps to save some runtime.

Click the green triangle in the upper-right corner of the Flow View to rerun the Prepare, Placement, and Routing flow.

Note

The runtime of the flow is also significantly reduced over the first non-incremental compile.

In this second pass, ACE reads the new <code>open_sparc_fpu_icf_demo.vm</code> netlist file and the new <code>open_sparc_fpu_icf_demo_partition.prt</code> constraints file from the synplify directory. During the run_prepare flow step, ACE then executes an operation called Tear & Stitch. Each partition which has not been recompiled during synthesis is *torn* out of the database, and a copy from the previous pass is *stitched* back in. The copy from the previous run contains the complete set of placement and routing data. The placement of all stitched instances are locked, and all routes are marked as preroutes to prevent their modification when the remainder of the netlist is placed and routed.

Step 12: Review ACE Results (rtl_V1)

Partition Report (rtl_V1)

Maximize the Partition Report tab in the Editor Area of the Projects perspective. In the summary section, only 4 of the 37 partitions (10.81%) were recompiled by ACE, resulting in 3.05% of the instances being re-placed and 3.33% of the nets being rerouted. Also note in the Details section that only 4 fpu_mul_ctl partitions were recompiled, and their new timestamps are displayed. The counts of instances and nets in those partitions have changed by a small amount.

			ÿ 🖻 🖱 🛿																								
Clock/Res	et Repo	ort ^e — fpu_to	p 📄 Utili	zation Rep	oort - I	Routed	I — fpu_top)	Pow	er Diss	ipatio	n Rep	ort — f	pu_top		Timin	g Repor	t - Rou	uted –	- fpu_t	op 🗈	Partition Re	eport — f	ou_top ⊠			
Partitio																											
Design: pro Device: AC	i_1 - impl 16tSC01F on Thu D	_1 - fpu_top HI01C ec 21 06:06:34 F	Version HS2.9.3 PST 2017	Build 11095	56 Da	ite 2017-	12-07 18:46																				
Summary																											
 Numbe 	r of instar	ions: 37 (4 re-co nces: 53447 (163 66245 (2208 re-	mpiled, 10.81%) 32 re-compiled, 3. compiled, 3.33%)	05%)																							
Details Partition	Name	Module Name	Re-Compiled?	Imported?	Top?	Leaf?	Timestamp	Туре	Nets	Insts	LUTs	Flops	MUX4s	MUX8s	ALUs	LRAMs	BRAMs	DSPs	IPINs	OPINs	CLK_IPINs	CLK_OPINs	Boundary Input Nets	Boundary Output Nets	Registered Input Nets	Registered Output Nets	d Co
/fpu_top /fpu_inst[0 /fpu_mul /fpu_mul_c		pu_mul_ctl	Yes	No	No	Yes	Wed 20 Dec 2017 02:21:04 PM	Locked	552	408	218	188	0	0	2	0	0	0	0	0	0	0	133	78	3	7	1
/fpu_top /fpu_inst[1 /fpu_mul /fpu_mul_c		pu_mul_ctl	Yes	No	No	Yes	Wed 20 Dec 2017 02:21:04 PM	Locked	552	408	218	188	0	0	2	0	0	0	0	0	0	0	133	78	3	7	1
/fpu_top /fpu_inst[2 /fpu_mul /fpu_mul_c		pu_mul_ctl	Yes	No	No	Yes	Wed 20 Dec 2017 02:21:04 PM	Locked	552	408	218	188	0	0	2	0	0	0	0	0	0	0	133	78	3	7	1
/fpu_top /fpu_inst[3 /fpu_mul /fpu_mul_c		pu_mul_ctl	Yes	No	No	Yes	Wed 20 Dec 2017 02:21:04 PM	Locked	552	408	218	188	0	0	2	0	0	0	0	0	0	0	133	78	3	7	1
/fpu_top	f	pu_top	No	No	Yes	No	Wed 20 Dec 2017 01:05:14 PM	Hard	24704	21254	13675	6426	154	0	308	0	0	0	536	154	1	0	0	0	0	0	0
/fpu_top /fpu_inst[2 /fpu_mul].i_fpu f	'pu_mul	No	No	No	No	Wed 20 Dec 2017 01:05:14 PM	Locked	4939	3683	2833	772	0	0	69	0	0	9	0	0	0	0	113	53	1	0	o
/fpu_top /fpu_inst[3 /fpu_mul].i_fpu f	pu_mul	No	No	No	No	Wed 20 Dec 2017 01:05:14 PM	Locked	4939	3683	2833	772	0	0	69	0	0	9	0	0	0	0	113	53	1	0	0
/fpu_top /fpu_inst[1 /fpu_mul].i_fpu f	pu_mul	No	No	No	No	Wed 20 Dec 2017 01:05:14 PM	Locked	4898	3642	2792	772	0	0	69	0	0	9	0	0	0	0	113	53	1	0	0
/fpu_top /fpu_inst[0 /fpu_mul].i_fpu f	pu_mul	No	No	No	No	Wed 20 Dec 2017 01:05:14 PM	Locked	4868	3612	2762	772	0	0	69	0	0	9	0	0	0	0	113	53	1	0	0
/fpu_top].i_fpu f	pu_div	No	No	No	No	Wed 20 Dec 2017 01:05:14	Locked	2141	1849	1285	542	0	0	22	0	0	0	0	0	0	0	129	65	1	0	0

Figure 70: ACE Partition Report After the rtl_V1 Incremental Compile Iteration

Floorplanner View (rtl_V1)

Switch to the Floorplanner perspective 📰 . In the Floorplanner view, compared to figure above (see page 365), less instances are now drawn with a dark-yellow fill color, which indicate their locations are locked, as about 3% of the cells changed.

/ If not, select Window \rightarrow Preferences \rightarrow Floorplanner View Colors and ensure that the Instances \rightarrow Show

Locked Color on Instances with Locked Placement box is checked, and that the Locked Instances View Color is set to any desired color to represent locked instances and note that color changes during incremental iterations (click **Restore Defaults** if necessary). This background color is similar to the light-yellow background color used to call out instances with fixed placement. The Locked Instances View Color calls out instances that are locked in place because they are in a partition that was not recompiled. Only instances with the light-grey background color required replacement.




Figure 71: ACE Floorplanner Perspective After the rtl_V1 Incremental Compile Iteration

To get a feel for the amount of re-routing that was required, turn on the visibility of viewing selected flylines by checking the **Selected Instance Flylines** box in the Floorplanner view. Then in the Partitions view, select the partitions

that were recompiled, and click **Add Instances to Selection** in the Partitions View toolbar. Blue flylines are drawn for all rerouted nets (or rather for the first 200, since the selection set contains more than 200 objects). In the Selection view click the gold left-arrow in and right-arrow is buttons in the header of to cycle visibility between different sets of 200 selected instances at a time.

Note

Intere will be many more than 200 nets that are re-routed. However, the amount of change to the design has been minimized to just the instances of the module that was changed.

This information is helpful in understanding the effect of any placement and routing changes during the second pass. Instances in a failing critical path with wayward placement could indicate that changes in the RTL were too extensive for effective incremental recompilation. This situation can occur when one of the partitions grows significantly in size and no longer fits in the area between locked neighboring partitions, for example. The placement for this recompiled partition may be squeezed into an undesirable aspect ratio, forcing long routing detours. In situations such as this, it may be best to force the entire design to be recompiled by enabling **Force Recompile on Next Run** for all of the partitions in the Partitions View.




Figure 72: ACE Floorplanner Perspective with Selected Instance Flylines (rtl_V1)

Partitions View (rtl_V1)

In the Partitions View of the Floorplanner Perspective 💾 , note that only 4 of the 37 partitions have a check mark in the Re-Compiled column.

Click **Deselect all** in the Selection view to remove the routing flylines, and then click **Auto-Highlight Partitions** in the Partitions View to observe any changes in the placement of the changed partitions. Unchanged partitions can also be manually unhighlighted to only see those that were not re-placed. This technique can help in understanding the effectiveness of incremental compilation on the design.




Figure 73: Highlighting Partitions in ACE After the Second Incremental Compile Iteration

Step 13: Additional Incremental Iterations

Steps 8–12 can be rerun with additional RTL changes if desired. This tutorial design contains additional directories

with additional RTL change examples. Or modify the existing RTL files by adding or deleting module pins, add or remove partitions from the .fdc file, or rename module instances, to further explore the incremental compile flow.

Table 126: Additional Tutorial Examples

Directory	Changes
rtl_V1	Flopped the signal mul_exc_out in fpu_mul_ctl.v
rtl_V2	Reverts the changes from rtl_V1, adds a new 6-bit counter in place of a constant
rtl_V3	Modifies the partition fpu_div_ctl by adding an enable check
rtl_V4	Modifies the top-level partition fpu.v by inverting one net

Step 14: Review ACE Results (rtl_V2)

After rerunning the synplify_pro and ace flows, review the perturbation of the design in ace by looking at the Partition Report and the Floorplaner views with and without flylines.

Partition Report (rtl_V2)

Maximize the Partition Report tab in the Editor Area of the Projects perspective. In the summary section, only 4 of

the 37 partitions (10.81%) were recompiled by ACE, resulting in 3.12% of the instances being re-placed and 3.54% of the nets being rerouted. Also note in the Details section that only 4 fpu_mul_ctl partitions were recompiled, and their new timestamps are displayed. The counts of instances and nets in those partitions have changed by a small amount.

। 👜 🛛 🛷 🔶 २४	• 🗈 🛯 🕐	🦻 🖪 🕅	ê 🗗 🔁	¢ 9	> %																					
Clock/Reset Re	port — fpu_to	p 📄 Utili	zation Rep	oort - I	Routed	d — fpu_top)) Pow	er Diss	sipatio	on Rep	ort — fi	pu_top) Timin	g Repor	t - Roi	uted –	– fpu_t	op 🗈	Partition R	eport — fi	pu_top 🕅			
 Number of inst 	AD Environment pl_1 - fpu_top 11HI01C Dec 21 07:45:10 F	PST 2017 mpiled, 10.81%) 58 re-compiled, 3.	12%)	56 Da	te 2017-	-12-07 18:46																				
Details	3. 00003 (2010 10-	complica, a.array																								
Partition Name	Module Name	Re-Compiled?	Imported?	Top?	Leaf?	Timestamp	Туре	Nets	Insts	LUTs	Flops	MUX4s	MUX8s	ALUs	LRAMs	BRAMs	DSPs	IPINs	OPINs	CLK_IPINs	CLK_OPINs	Boundary Input Nets	Boundary Output Nets	Registered Input Nets	Registered Output Nets	I Co
/fpu_top /fpu_inst[0].i_fpu /fpu_mul /fpu_mul_ctl	fpu_mul_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 07:38:27 AM	Locked	587	417	221	190	0	0	6	0	0	0	0	0	0	0	133	78	3	7	1
/fpu_top /fpu_inst[1].i_fpu /fpu_mul /fpu_mul_cti	fpu_mul_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 07:38:27 AM	Locked	587	417	221	190	0	0	6	0	0	0	0	0	0	0	133	78	3	7	1
/fpu_top /fpu_inst[2].i_fpu /fpu_mul /fpu_mul_ctl	fpu_mul_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 07:38:27 AM	Locked	587	417	221	190	0	0	6	0	0	0	0	0	0	0	133	78	3	7	1
/fpu_top /fpu_inst[3].i_fpu /fpu_mul /fpu_mul_ctl	fpu_mul_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 07:38:27 AM	Locked	587	417	221	190	0	0	6	0	0	0	0	0	0	0	133	78	3	7	1
/fpu_top	fpu_top	No	No	Yes	No	Wed 20 Dec 2017 01:05:14 PM	Hard	24704	21254	13675	6426	154	0	308	0	0	0	536	154	1	0	0	0	0	0	0
/fpu_top /fpu_inst[2].i_fpu /fpu_mul	fpu_mul	No	No	No	No	Wed 20 Dec 2017 01:05:14 PM	Locked	4939	3683	2833	772	0	0	69	0	0	9	0	0	0	0	113	53	1	0	0
/fpu_top /fpu_inst[3].i_fpu /fpu_mul	fpu_mul	No	No	No	No	Wed 20 Dec 2017 01:05:14 PM	Locked	4939	3683	2833	772	0	0	69	0	0	9	0	0	0	0	113	53	1	0	0
/fpu_top /fpu_inst[1].i_fpu /fpu_mul	fpu_mul	No	No	No	No	Wed 20 Dec 2017 01:05:14 PM	Locked	4898	3642	2792	772	0	0	69	0	0	9	0	0	0	0	113	53	1	0	0
/fpu_top /fpu_inst[0].i_fpu /fpu_mul	fpu_mul	No	No	No	No	Wed 20 Dec 2017 01:05:14 PM	Locked	4868	3612	2762	772	0	0	69	0	0	9	0	0	0	0	113	53	1	0	0
/fpu_top /fpu_inst[0].i_fpu	fpu_div	No	No	No	No	Wed 20 Dec 2017 01:05:14	Locked	2141	1849	1285	542	0	0	22	0	0	0	0	0	0	0	129	65	1	o	0

Figure 74: ACE Partition Report After the rtl_V2 Incremental Compile Iteration

Floorplanner View (rtl_V2)




Figure 75: ACE Floorplanner Perspective After the rtl_V2 Incremental Compile Iteration




Figure 76: ACE Floorplanner Perspective with Selected Instance Flylines (rtl_V2)

Step 15: Review ACE Results (rtl_V3)

After rerunning the synplify_pro and ace flows, review the perturbation of the design in ace by looking at the Partition Report and the Floorplaner views with and without flylines.

Partition Report (rtl_V3)

Figure 77: ACE Partition Report After the rtl_V3 Incremental Compile Iteration

Floorplanner View (rtl_V3)

Partition Report		🌮 🞦 🖱 🛙) 📄 LIFI	lizatio	Ren	ort - Pr	uted	fou	ton	De De	wer	issipati	on Ren	ort _ i	fou to	n	Timina	Report - Ro	uted fr	ou top			-
			eset Repu	n — 1	Ju_top) <u> </u> 01	IIZALIO	TRept	JIL - RU	Julea -	— 1pu_	_top		werb	issipau	опкер	лт — I	ipu_to	ih	iii ming	Report - Ru	utea — It	ou_top			
ACE Achronix C/ Design: proj_1 - imp Device: AC161SC0: Generated on Thu Host: fe23.achronib	AD Environment pl_1 - fpu_top 1HI01C Dec 21 08:48:05 F		Build 1109	56 Da	te 2017-	12-07 18:46																				
ummary	A.IUCAI																									
Number of part Number of inst Number of nets Number of nets	tances: 53479 (15	04 re-compiled, 2.																								
Partition Name	Module Name	Re-Compiled?	Imported?	Top?	Leaf?	Timestamp	Туре	Nets	Insts	LUTs	Flops	MUX4s	MUX8s	ALUs	LRAMs	BRAMs	DSPs	IPINs	OPINs	CLK_IPINs	CLK_OPINs	Boundary Input Nets	Boundary Output Nets	Registered Input Nets	Registered Output Nets	Coi li
/fpu_top /fpu_inst[0].i_fpu /fpu_div /fpu_div_ctl	fpu_div_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 08:32:32 AM	Locked	415	330	209	119	0	0	2	0	0	0	0	0	0	0	73	80	3	0	0
/fpu_top /fpu_inst[1].i_fpu /fpu_div /fpu_div_ctl	fpu_div_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 08:32:32 AM	Locked	415	330	209	119	0	0	2	0	0	0	0	0	0	0	73	80	3	0	0
/fpu_top /fpu_inst[2].i_fpu /fpu_div /fpu_div_ctl	fpu_div_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 08:32:32 AM	Locked	415	330	209	119	0	0	2	0	0	0	0	0	0	0	73	80	3	0	0
/fpu_top /fpu_inst[3].i_fpu /fpu_div /fpu_div_ctl	fpu_div_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 08:32:32 AM	Locked	415	330	209	119	0	0	2	0	0	0	0	0	0	0	73	80	3	0	0
/fpu_top /fpu_inst[0].i_fpu /fpu_out /fpu_out_ctl	fpu_out_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 08:32:32 AM	Locked	82	46	28	18	0	0	0	0	0	0	0	0	0	0	36	17	3	0	0
/fpu_top /fpu_inst[1].i_fpu /fpu_out /fpu_out_ctl	fpu_out_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 08:32:32 AM	Locked	82	46	28	18	0	o	0	0	0	0	0	0	0	0	36	17	3	0	0
/fpu_top /fpu_inst[2].i_fpu /fpu_out /fpu_out_ctl	fpu_out_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 08:32:32 AM	Locked	82	46	28	18	0	0	0	0	0	0	0	0	0	0	36	17	3	0	0
/fpu_top /fpu_inst[3].i_fpu /fpu_out /fpu_out_ctl	fpu_out_ctl	Yes	No	No	Yes	Thu 21 Dec 2017 08:32:32 AM	Locked	82	46	28	18	0	0	0	0	0	0	0	0	0	0	36	17	3	0	0
/fpu_top	fpu_top	No	No	Yes	No	Wed 20 Dec 2017 01:05:14 PM	Hard	24704	21254	13675	6426	154	0	308	0	0	0	536	154	1	0	0	0	0	0	0
						Wed 20 Dec 2017					772															

Figure 78: ACE Partition Report After the rtl_V3 Incremental Compile Iteration




Figure 79: ACE Floorplanner Perspective After the rtl_V3 Incremental Compile Iteration




Figure 80: ACE Floorplanner Perspective with Selected Instance Flylines (rtl_V3)

Step 16: Review ACE Results (rtl_V4)

After rerunning the synplify_pro and ACE flows, review the perturbation of the design in ACE by looking at the Partition Report and the Floorplaner views with and without flylines.

Partition Report (rtl_V4)

| 🐇 🗎 💼 🛛 🕈
eport — fpu to | | ×) | v | - Y | | | | | |

 |

 | | | | | |

 | | | | |
 | | |
 | | | | |
|--|---|--|---|--|---|---|---|--|--
--
--
--
--
--
---|--------|------|-------|--|---
--

--|---|---|---|--|--
--	---	---
	p 📄 Utili	zation Rep

 | ort — fi

 | ou top | | Timin | g Repor | t - Ro | uted –

 | - fpu t | op 📄 | Partition Re | eport — fr | ou top 🛙
 | | | | | | | | | | |
 | | | | |
| | | | | | | | | | |

 |

 | | | | | |

 | | | | |
 | | | Ī
 | | | | |
| impl_1 - fpu_top
C01HI01C
1u Dec 21 09:37:43 F | | Build 1109 | 56 Da | te 2017- | 12-07 18:46 | | | | |

 |

 | | | | | |

 | | | | | | | | | | |
 | | |
 | | | | |
| | | | | | | | | | |

 |

 | | | | | |

 | | | | | | | | | | |
 | | |
 | | | | |
| stances: 53479 (184 | 4 re-compiled, 0.3 | 4%) | | | | | | | |

 |

 | | | | | |

 | | | | |
 | | |
 | | | | |
| e Module Name | Re-Compiled? | Imported? | Top? | Leaf? | Timestamp | Туре | Nets | Insts | LUTs | Flops

 | MUX4s

 | MUX8s | ALUs | LRAMs | BRAMs | DSPs | IPINs

 | OPINs | CLK_IPINs | CLK_OPINs | Boundary
Input
Nets | Boundary
Output
Nets
 | Registered
Input Nets | Registered
Output
Nets | C
 | | | | |
| J fpu_out_ctl | Yes | No | No | Yes | Thu 21 Dec
2017
09:30:41
AM | Locked | 82 | 46 | 28 | 18

 | 0

 | 0 | 0 | 0 | 0 | 0 | 0

 | 0 | 0 | 0 | 36 | 17
 | 3 | 0 | 0
 | | | | |
| J fpu_out_ctl | Yes | No | No | Yes | Thu 21 Dec
2017
09:30:41
AM | Locked | 82 | 46 | 28 | 18

 | 0

 | 0 | 0 | 0 | 0 | 0 | 0

 | 0 | 0 | 0 | 36 | 17
 | 3 | 0 | 0
 | | | | |
| J fpu_out_ctl | Yes | No | No | Yes | Thu 21 Dec
2017
09:30:41
AM | Locked | 82 | 46 | 28 | 18

 | 0

 | 0 | 0 | 0 | 0 | 0 | 0

 | 0 | 0 | 0 | 36 | 17
 | 3 | 0 | 0
 | | | | |
| J fpu_out_ctl | Yes | No | No | Yes | Thu 21 Dec
2017
09:30:41
AM | Locked | 82 | 46 | 28 | 18

 | 0

 | 0 | 0 | 0 | 0 | 0 | 0

 | 0 | 0 | 0 | 36 | 17
 | 3 | 0 | 0
 | | | | |
| fpu_top | No | No | Yes | No | Wed 20
Dec 2017
01:05:14
PM | Hard | 24704 | 21254 | 13675 | 6426

 | 154

 | 0 | 308 | 0 | 0 | 0 | 536

 | 154 | 1 | 0 | 0 | 0
 | 0 | 0 | 0
 | | | | |
| u fpu_mul | No | No | No | No | Wed 20
Dec 2017
01:05:14
PM | Locked | 4939 | 3683 | 2833 | 772

 | 0

 | 0 | 69 | 0 | 0 | 9 | 0

 | 0 | 0 | 0 | 113 | 53
 | 1 | 0 | 0
 | | | | |
| J fpu_mul | No | No | No | No | Wed 20
Dec 2017
01:05:14
PM | Locked | 4939 | 3683 | 2833 | 772

 | 0

 | 0 | 69 | 0 | 0 | 9 | 0

 | 0 | 0 | 0 | 113 | 53
 | 1 | 0 | 0
 | | | | |
| u fpu_mul | No | No | No | No | Wed 20
Dec 2017
01:05:14
PM | Locked | 4898 | 3642 | 2792 | 772

 | 0

 | 0 | 69 | 0 | 0 | 9 | 0

 | 0 | 0 | 0 | 113 | 53
 | 1 | 0 | 0
 | | | | |
| u fpu_mul | No | No | No | No | Wed 20
Dec 2017
01:05:14
PM | Locked | 4868 | 3612 | 2762 | 772

 | 0

 | 0 | 69 | 0 | 0 | 9 | 0

 | 0 | 0 | 0 | 113 | 53
 | 1 | 0 | 0
 | | | | |
| J fpu_div | No | No | No | No | Wed 20
Dec 2017
01:05:14 | Locked | 2141 | 1849 | 1285 | 542

 | 0

 | 0 | 22 | 0 | 0 | 0 | 0

 | 0 | 0 | 0 | 129 | 65
 | 1 | 0 | 0
 | | | | |
| | impl_1_tpu_tpu_op point point | CAD Environment Version HS2.9.3
mpt_1-1fb_1op_
201H01C
to Dec 21 09:37:43 PST 2017
mit.bocal
artificns: 37 (4 re-compled, 10.8194)
tatismes: 53:47 (184 re-compled, 0.4994)
e Module Name Re-Compiled, 0.4994)
ftpu_out_ctil Yes
ftpu_out_ctil Yes
fup_out_ctil Yes
fup_out_ctil Yes
fup_out_ctil Yes
fup_out_ctil No
fup_top No
fup_mul No
fup_mul No | CAD Environment Version HS2.9.3 Build 1109 Impl_1-101_00 SUHDIC In Dec 21 09:37-43 PST 2017 Initians: 57 (4 re-compiled, 10.81%) artifians: 57 (4 re-compiled, 10.81%) ettimene: 53797 (134 re-compiled, 0.34%) ettimene: 53797 (134 re-compiled, 0.34%) ettimene: 53797 (134 re-compiled, 0.34%) ettimene: 5374 fpu_out_ctil y g fpu_top no no no | CAD Environment Version HS2.9.3 Build 110856 De mpL 1- 19u_Top Output Log Display 1000 | CAD Environment Version HS2.9.3 Build 110956 Date 2017. Dirbit Composition 10.0000 Date 21.00:37:43 PST 2017 autitions: :37 (4 re-compiled 10.81%) stations: :37 (4 re-compiled 10.81%) e Module Name e Module Name functure: Yes a fpu_out_ctl fpu_out_ctl Yes a fpu_out_ctl fpu_out_ctl Yes a fpu_out_ctl g hoo hoo hoo | CAD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18:46
mpL 1- 1pu_top
201H01C
In Ube 21 09:37:43 PST 2017
ink.local artlions: S7 (4 rs-compiled, 10.81%)
stamces: 50479 (284 rs-compiled, 0.34%)
etc. 60381 (328 rs-compiled, 0.34%)
etc. 70083041
etc. 700830 | CAD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18-46
mp[1 - 1 ou00 | CAD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18:46 mpl_1- pu_top: D01971 D01971 2017 u Dec 21 09:37:43 PST 2017 artitions: 37 (4 re-complied, 10.81%); Intercent: S031 (28 re-complied, 0.34%); Intercent: The Complied, 10.81%; Intercent: The Compliant Com | CAD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18-46 mpl_1-1pu_top Display=1 build 10956 Date 2017-12-07 18-46 artitions: 37 (4 re-compiled, 10.81%) statuces: 30470 (104 re-compiled, 0.34%) Time 21 Dec Time 21 Dec a fpu_out_ctil Yes No No Yes Time 21 Dec Cocked 82 46 a fpu_out_ctil Yes No No Yes Time 21 Dec Cocked 82 46 a fpu_out_ctil Yes No No Yes Time 21 Dec Cocked 82 46 a fpu_out_ctil Yes No No Yes Time 21 Dec Cocked 82 46 a fpu_out_ctil Yes No No Yes Time 21 Dec Cocked 82 46 a fpu_out_ctil Yes No No Yes Time 21 Dec Cocked 82 46 (pu_out_ctil Yes No No Yes No We | CAD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18:46 mpl_1 - top_top Diversion HS2.9.3 Build 110956 Date 2017-12-07 18:46 artitions: 37 (4 re-compled, 10.81%) artitions: 37 (4 re-compled, 10.81%) artitions: 37 (4 re-compled, 0.34%) artitions: 37 (4 re-compled, 10.81%) artitions: 37 (4 re-compled, 0.34%) artitions: 37 (4 re-compled, 10.81%) artitions: 37 (4 re-compled, 0.34%) artition: 37 (4 re-compled, 0.34%) <th <="" colspan="4" td=""><td>A Evenoment Version HS2:9.3 Build 110956 Date 2017-12-07 18:46 mpl_1- pu_top No Ture 2007-18:46 artitions: 37 (4 re-complied, 10.81%); artitions: 37 (4 re-complied, 10.81%); Ture 21 09:37:43 PST 2017 not colspan="4">Ture 21 0e: Signa (2008 re-complied, 0.34%); artitions: 37 (4 re-complied, 0.34%); Ture 21 0e: Objett (2008 re-complied, 0.34%); Ture 21 0e: Objett (2008 re-complied, 0.34%); artitions: 37 (4 re-complied, 0.34%); Ture 21 0e: Objett (2008 re-complied, 0.34%); Ture 20</td><td>AD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18:46 CDD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18:46 autoes 21 09:37:43 PST 2017 artifions: 37 (4 re-compled, 10.81%) stances: 35 3078 (124 re-compled, 10.81%) autoes 30 3081 (124 re-compled, 10.81%)</td><td>AD Environment Version HS2:9.3 Build 110956 Date 2017-12-07 18:46 Module 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 MUX4 MUX8s Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 MUX4s MUX8s Interscore State 21 09:37:43 PST 2017 Interscore <th< td=""><td>AD Environment Version HS2:9.3 Build 110956 Date 2017-12-07 18:46
mpl 1- 50, 1002
U Dec 21 09:37:43 PST 2017
mice coll attlions: 37 74 re-compled. 10.81%)
stances: 53379 (194 re-compled. 0.34%) attlions: 37 74 re-compled. 0.04%) attlions: 37 74 re-compled. 10.81%)
stances: 53379 (194 re-compled. 0.34%) attlions: 37 74 re-compled. 0.34%) attlions: 37 4 re-compled. 0.34%) attriation: 30 400 No Yes Thu 2 Dec
03041 Locked 82 46 28 18 0 0 0 attriation of the compled. 10 No No Yes Thu 2 Dec
093041 Locked 82 46 28 18 0 0 0 0 attriation o</td><td>Out op syntal PSI 2017 Module Name Re-Compiled 10.01%)
subscription control module Name Re-Compiled 7 Imported 7 Cpr 7 Imported 7 Time 21 Dec
2017 Note 8 LUTs Flops MUXts MUXts ALUs LRAMe motion Module Name Re-Compiled 7 Imported 7 Cpr 7 Immort 7 Module Name Re-Compiled 7 Module Name Tim 21 Dec
2017 Module Name Re-Compiled 7 Module Name No Yes Modi 7 Modi 7 Modi 7 Modi 7 Modi 7 Modi 7 Mod 7 Modi 7</td><td>Operationers - Version HS2:9.3 - Build 110996 - Date 2017-12-07 18:46 mpt 1- building under 201987-43 PST 2017 a flocid biological problematical proble</td><td>Absolution Absolution Absolut</td><td>Absolutionment - Version HS2-8.3 – Build 110996 – Date 2017-12-07 18-46 Deck 109877 (124 mechanized 12.0.81%)
statuced 37.93 PGT 2017 Deck 201877 (124 mechanized 12.0.81%)
statuced 37.93 PGT 2017 Deck 2017</td></th<><td>Absolutionment - Version HS2.0.3 – Build 110950 – Date 2017-12-07 18-06
TMC - 100-201 Deck 2003/77 AB PF 2017
Record 201 Complete 10.0531V
(2017 PC - 0000) Complete 10.0531V
(2017 PC -</td><td>And Convolument - Version HS2-9.3 - Build 10956 - Date 2017-12-07 10:46 Module Name Re-Completed None Roy None None</td><td>No. No. No.<td>A A A A A A B</td><td>Andressent - Version 18233 - But 10096 - Date 2017:1297184 Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 -</td><td>And Series 23: 2013 Series</td><td>And Series 2003 Series 2003</td></td></td></th> | <td>A Evenoment Version HS2:9.3 Build 110956 Date 2017-12-07 18:46 mpl_1- pu_top No Ture 2007-18:46 artitions: 37 (4 re-complied, 10.81%); artitions: 37 (4 re-complied, 10.81%); Ture 21 09:37:43 PST 2017 not colspan="4">Ture 21 0e: Signa (2008 re-complied, 0.34%); artitions: 37 (4 re-complied, 0.34%); Ture 21 0e: Objett (2008 re-complied, 0.34%); Ture 21 0e: Objett (2008 re-complied, 0.34%); artitions: 37 (4 re-complied, 0.34%); Ture 21 0e: Objett (2008 re-complied, 0.34%); Ture 20</td> <td>AD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18:46 CDD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18:46 autoes 21 09:37:43 PST 2017 artifions: 37 (4 re-compled, 10.81%) stances: 35 3078 (124 re-compled, 10.81%) autoes 30 3081 (124 re-compled, 10.81%)</td> <td>AD Environment Version HS2:9.3 Build 110956 Date 2017-12-07 18:46 Module 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 MUX4 MUX8s Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 MUX4s MUX8s Interscore State 21 09:37:43 PST 2017 Interscore <th< td=""><td>AD Environment Version HS2:9.3 Build 110956 Date 2017-12-07 18:46
mpl 1- 50, 1002
U Dec 21 09:37:43 PST 2017
mice coll attlions: 37 74 re-compled. 10.81%)
stances: 53379 (194 re-compled. 0.34%) attlions: 37 74 re-compled. 0.04%) attlions: 37 74 re-compled. 10.81%)
stances: 53379 (194 re-compled. 0.34%) attlions: 37 74 re-compled. 0.34%) attlions: 37 4 re-compled. 0.34%) attriation: 30 400 No Yes Thu 2 Dec
03041 Locked 82 46 28 18 0 0 0 attriation of the compled. 10 No No Yes Thu 2 Dec
093041 Locked 82 46 28 18 0 0 0 0 attriation o</td><td>Out op syntal PSI 2017 Module Name Re-Compiled 10.01%)
subscription control module Name Re-Compiled 7 Imported 7 Cpr 7 Imported 7 Time 21 Dec
2017 Note 8 LUTs Flops MUXts MUXts ALUs LRAMe motion Module Name Re-Compiled 7 Imported 7 Cpr 7 Immort 7 Module Name Re-Compiled 7 Module Name Tim 21 Dec
2017 Module Name Re-Compiled 7 Module Name No Yes Modi 7 Modi 7 Modi 7 Modi 7 Modi 7 Modi 7 Mod 7 Modi 7</td><td>Operationers - Version HS2:9.3 - Build 110996 - Date 2017-12-07 18:46 mpt 1- building under 201987-43 PST 2017 a flocid biological problematical proble</td><td>Absolution Absolution Absolut</td><td>Absolutionment - Version HS2-8.3 – Build 110996 – Date 2017-12-07 18-46 Deck 109877 (124 mechanized 12.0.81%)
statuced 37.93 PGT 2017 Deck 201877 (124 mechanized 12.0.81%)
statuced 37.93 PGT 2017 Deck 2017</td></th<><td>Absolutionment - Version HS2.0.3 – Build 110950 – Date 2017-12-07 18-06
TMC - 100-201 Deck 2003/77 AB PF 2017
Record 201 Complete 10.0531V
(2017 PC - 0000) Complete 10.0531V
(2017 PC -</td><td>And Convolument - Version HS2-9.3 - Build 10956 - Date 2017-12-07 10:46 Module Name Re-Completed None Roy None None</td><td>No. No. No.<td>A A A A A A B</td><td>Andressent - Version 18233 - But 10096 - Date 2017:1297184 Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 -</td><td>And Series 23: 2013 Series</td><td>And Series 2003 Series 2003</td></td></td> | | | | A Evenoment Version HS2:9.3 Build 110956 Date 2017-12-07 18:46 mpl_1- pu_top No Ture 2007-18:46 artitions: 37 (4 re-complied, 10.81%); artitions: 37 (4 re-complied, 10.81%); Ture 21 09:37:43 PST 2017 not colspan="4">Ture 21 0e: Signa (2008 re-complied, 0.34%); artitions: 37 (4 re-complied, 0.34%); Ture 21 0e: Objett (2008 re-complied, 0.34%); Ture 21 0e: Objett (2008 re-complied, 0.34%); artitions: 37 (4 re-complied, 0.34%); Ture 21 0e: Objett (2008 re-complied, 0.34%); Ture 20 | AD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18:46 CDD Environment Version HS2.9.3 Build 110956 Date 2017-12-07 18:46 autoes 21 09:37:43 PST 2017 artifions: 37 (4 re-compled, 10.81%) stances: 35 3078 (124 re-compled, 10.81%) autoes 30 3081 (124 re-compled, 10.81%) | AD Environment Version HS2:9.3 Build 110956 Date 2017-12-07 18:46 Module 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 MUX4 MUX8s Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 Interscore State 21 09:37:43 PST 2017 MUX4s MUX8s Interscore State 21 09:37:43 PST 2017 Interscore Interscore <th< td=""><td>AD Environment Version HS2:9.3 Build 110956 Date 2017-12-07 18:46
mpl 1- 50, 1002
U Dec 21 09:37:43 PST 2017
mice coll attlions: 37 74 re-compled. 10.81%)
stances: 53379 (194 re-compled. 0.34%) attlions: 37 74 re-compled. 0.04%) attlions: 37 74 re-compled. 10.81%)
stances: 53379 (194 re-compled. 0.34%) attlions: 37 74 re-compled. 0.34%) attlions: 37 4 re-compled. 0.34%) attriation: 30 400 No Yes Thu 2 Dec
03041 Locked 82 46 28 18 0 0 0 attriation of the compled. 10 No No Yes Thu 2 Dec
093041 Locked 82 46 28 18 0 0 0 0 attriation o</td><td>Out op syntal PSI 2017 Module Name Re-Compiled 10.01%)
subscription control module Name Re-Compiled 7 Imported 7 Cpr 7 Imported 7 Time 21 Dec
2017 Note 8 LUTs Flops MUXts MUXts ALUs LRAMe motion Module Name Re-Compiled 7 Imported 7 Cpr 7 Immort 7 Module Name Re-Compiled 7 Module Name Tim 21 Dec
2017 Module Name Re-Compiled 7 Module Name No Yes Modi 7 Modi 7 Modi 7 Modi 7 Modi 7 Modi 7 Mod 7 Modi 7</td><td>Operationers - Version HS2:9.3 - Build 110996 - Date 2017-12-07 18:46 mpt 1- building under 201987-43 PST 2017 a flocid biological problematical proble</td><td>Absolution Absolution Absolut</td><td>Absolutionment - Version HS2-8.3 – Build 110996 – Date 2017-12-07 18-46 Deck 109877 (124 mechanized 12.0.81%)
statuced 37.93 PGT 2017 Deck 201877 (124 mechanized 12.0.81%)
statuced 37.93 PGT 2017 Deck 2017</td></th<> <td>Absolutionment - Version HS2.0.3 – Build 110950 – Date 2017-12-07 18-06
TMC - 100-201 Deck 2003/77 AB PF 2017
Record 201 Complete 10.0531V
(2017 PC - 0000) Complete 10.0531V
(2017 PC -</td> <td>And Convolument - Version HS2-9.3 - Build 10956 - Date 2017-12-07 10:46 Module Name Re-Completed None Roy None None</td> <td>No. No. No.<td>A A A A A A B</td><td>Andressent - Version 18233 - But 10096 - Date 2017:1297184 Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 -</td><td>And Series 23: 2013 Series</td><td>And Series 2003 Series 2003</td></td> | AD Environment Version HS2:9.3 Build 110956 Date 2017-12-07 18:46
mpl 1- 50, 1002
U Dec 21 09:37:43 PST 2017
mice coll attlions: 37 74 re-compled. 10.81%)
stances: 53379 (194 re-compled. 0.34%) attlions: 37 74 re-compled. 0.04%) attlions: 37 74 re-compled. 10.81%)
stances: 53379 (194 re-compled. 0.34%) attlions: 37 74 re-compled. 0.34%) attlions: 37 4 re-compled. 0.34%) attriation: 30 400 No Yes Thu 2 Dec
03041 Locked 82 46 28 18 0 0 0 attriation of the compled. 10 No No Yes Thu 2 Dec
093041 Locked 82 46 28 18 0 0 0 0 attriation o | Out op syntal PSI 2017 Module Name Re-Compiled 10.01%)
subscription control module Name Re-Compiled 7 Imported 7 Cpr 7 Imported 7 Time 21 Dec
2017 Note 8 LUTs Flops MUXts MUXts ALUs LRAMe motion Module Name Re-Compiled 7 Imported 7 Cpr 7 Immort 7 Module Name Re-Compiled 7 Module Name Tim 21 Dec
2017 Module Name Re-Compiled 7 Module Name No Yes Modi 7 Modi 7 Modi 7 Modi 7 Modi 7 Modi 7 Mod 7 Modi 7 | Operationers - Version HS2:9.3 - Build 110996 - Date 2017-12-07 18:46 mpt 1- building under 201987-43 PST 2017 a flocid biological problematical proble | Absolution Absolut | Absolutionment - Version HS2-8.3 – Build 110996 – Date 2017-12-07 18-46 Deck 109877 (124 mechanized 12.0.81%)
statuced 37.93 PGT 2017 Deck 201877 (124 mechanized 12.0.81%)
statuced 37.93 PGT 2017 Deck 2017 | Absolutionment - Version HS2.0.3 – Build 110950 – Date 2017-12-07 18-06
TMC - 100-201 Deck 2003/77 AB PF 2017
Record 201 Complete 10.0531V
(2017 PC - 0000) Complete 10.0531V
(2017 PC - | And Convolument - Version HS2-9.3 - Build 10956 - Date 2017-12-07 10:46 Module Name Re-Completed None Roy None None | No. No. <td>A A A A A A B</td> <td>Andressent - Version 18233 - But 10096 - Date 2017:1297184 Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 -</td> <td>And Series 23: 2013 Series</td> <td>And Series 2003 Series 2003</td> | A A A A A A B | Andressent - Version 18233 - But 10096 - Date 2017:1297184 Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 - Sinter 2018 Sinter 2018 - Sinter 2018 - Sinter 2018 Sinter 2018 - | And Series 23: 2013 Series | And Series 2003 Series 2003 |

Figure 81: ACE Partition Report After the rtl_V3 Incremental Compile Iteration

Floorplanner View (rtl_V4)




Figure 82: ACE Floorplanner Perspective After the rtl_V4 Incremental Compile Iteration




Figure 83: ACE Floorplanner Perspective with Selected Instance Flylines (rtl_V4)

Note

For details how to run a set of changes in order to select an optimal implementation, continue on the Multiprocess Incremental Compile Tutorial (see page 385). This second tutorial expands upon concepts from this tutorial.

Multiprocess Incremental Compile Tutorial

Using the incremental compile flow with the multiprocess GUI can be a powerful combination to help with timing closure. The Multiprocess GUI is used to try multiple experiments with different implementation options and/or sets of design constraints. The best implementation can then be selected to be the source for unchanged partitions in a subsequent incremental run. Across all implementations, the locked placement and routing data for all unchanged partitions is then merged from that best implementation. This merging is accomplished by copying the best_impl/output/<design>. icdb file from the best implementation to all other implementations before starting the next incremental iteration. All file copying is handled automatically by the multiprocess GUI. If you have not yet completed the Single-Process Incremental Compile Tutorial (see page 346), please complete Steps 1 through 5 of that tutorial now before proceeding.

Below are the step-by-step actions of using the multiprocess GUI inside the incremental compile flow.

Step 1: Compile the Design in Synplify Pro or Clear the ACE Project

If you have previously completed the Single-Process Incremental Compile Tutorial (see page 346), clear the ACE project and begin again from the beginning. Clear the project by deleting all of the files and subdirectories under the ACE directory of the tutorial work area. Otherwise, the first time ACE is run, it will perform an incremental compile and the results will not match those described below.

Step 2: Create Multiprocess Implementations and Run ACE

From the ACE Home Screen, Use **Window** \rightarrow **Show View** \rightarrow **Multiprocess** to open the multiprocess GUI. Then select the **Generate Implementations from Option Sets** radio button. This action generates a large set of implementations automatically using a number of predefined implementation option variables. Optionally, set the "Parallel Job Count" option and configure the job submission system in the Ace preferences. Next click the **RUN** button (three stacked green triangles) to start running all implementations in parallel in the background. See the following screenshot of the Multiprocess View menus.

Edit Actions Example Tools Window Help	AC	E - Achronix CAD Environment - Version HS1.1 - proj_1-simpl_1_acx_cls_pro_seed (ACIELSC01HI01C)
		N 19 7 -
Multiprocess 🛛		御祖 、
Execution Queue Management Configure the number of ACE project implementations	avecuted sim	ultaneously, and whether they are executed locally in the background, or submitted to an external cloud/grid/batch job system.
	executed sim	uitaneousiy, and whether they are executed locally in the background, or submitted to an external cloud/ghd/bacch job system.
Parallel Job Count: 25		
Enable Job Submission System (configured in Preference)	ences)	
Multiprocess Flow Management		
	eps that all m	ultiprocess implementations should follow. Then in the combo-box below, select how far through the flow the implementations should run. (This
provides a means of stopping the flow early.) Stop Flow After: Run Post-Route Timing Analysis	•	
Force Selected Flow Step to be Ena		
	ibled	
 Select Implementations 		
select which implementations within the Active Project name.) When the "Start Selected" button is pressed, t	t snould be qu he selected in	eued for execution. (Option Set Implementations will be created if they don't already exist, or will overwrite existing implementations with the same uplementations will run using the current Flow configuration. When Incremental Compile is enabled, the user can optionally choose to copy the
Incremental Compile DB file from the template (active		ion to all the other implementations before running the flow. This allows you to lock down the best results from a previous run and copy the unchanged
partition place and route data to the other impls.		
 Existing Implementations 		
Generate Implementations from Option Sets		
Copy Incremental Flow DB From Template Impl		
		e Description
impl_1_acx_cls_pro_seed	Selected	The template implementation itself.
<pre>impl_l_acx_cls_pro_seed_acx_all_opt impl 1 acx cls pro seed acx cls pro ext</pre>	Selected Selected	This option set sets the pnr seed to 34, and evaluates mux transformations, post-routing timing optimizations, reduced target utilization, and rewiring This option enables fanout-based transformations, and Post-Routing Timing Optimization
impl 1 acx cls pro seed acx cls pro seed	Selected	This option enables re-black ment netlist resynthesis. Hold-effort Timing Optimization and sets the pro-seed to 14
impl 1 acx cls pro seed acx cls util	Selected	This option set relaxes fanout-based optimization, enables generation terming optimization, and sets the pin sect of the set of the
impl 1 acx cls pro seed acx fan pro seed	Selected	This option set sets the pursued to 82, reduces fanout limit to 500, and enables Post-Routing Timing Optimization
impl 1 acx cls pro seed acx fan seed util bigblock	Selected	This option set disables fanout cloning, sets the pnr seed to seed 51, alters target placement utilization, and enhances Big Block placement
impl 1 acx cls pro seed acx fan500 seed util	Selected	This option set alters fanout limits, pri seed, and target utilization
impl_1_acx_cls_pro_seed_acx_gpm	Selected	This option set enables the GPM during placement.
<pre>impl_1_acx_cls_pro_seed_acx_gpn</pre>	Selected	This option set enables the GPN during placement and enables enhanced Big Block Placement.
<pre>impl_1_acx_cls_pro_seed_acx_gpn_util</pre>	Selected	This option set enables the GPN during placement and alters the placement density.
impl_1_acx_cls_pro_seed_acx_lws_seed	Selected	This option set disables logical wire swapping, and sets the pnr seed to 91
<pre>impl_1_acx_cls_pro_seed_acx_mux_utl_seed</pre>	Selected	This option set enables mux transformations, sets the pnr seed to 82, and reduces target utilization to 70%
<pre>impl_1_acx_cls_pro_seed_acx_ntd</pre>	Selected	This option set enables routability-driven PnR
impl_1_acx_cls_pro_seed_acx_seed_match	Selected	This option set selects a specific Placement seed in conjunction with an extra Big Block placement pass
impl_1_acx_cls_pro_seed_acx_seed21	Selected	This option set sets the pnr seed to seed 21 and attempts carry transformations
impl_1_acx_cls_pro_seed_acx_seed33	Selected	This option set sets the purseed to seed 33 and attempts extra-effort timing optimizations
impl_1_acx_cls_pro_seed_acx_seed82_util	Selected Selected	This option set sets the privilege of seed 82, and reduces the target utilization to 60%
<pre>impl_l_acx_cls_pro_seed_acx_utl_cls_seed impl_l_acx_cls_pro_seed_acx_utl_pro</pre>	Selected	This option set enables Loop-Speedup, sets the pnr seed to 82, and reduces target utilization to 70% This option set enables the Post-Routing Timing Optimization and reduces the target utilization to 70%
Fimp_1_acx_cis_pro_seed_acx_uti_pro	Selected	This option set chaptes the rose housing filming optimization and reduces the target durization to 70%
Select All Deselect All Start Selected St	on All	

Figure 84: Multiprocess View Menus

As in the single-process incremental compile flow, during the first pass through ACE, all implementations have their partitions compiled from scratch, as seen in the following screenshot of the partition report from one of the completed implementations.

ا ۲۰ ۵۷ 🍋 🗋	🍋 🗋 🛛 🖇	P 📴 🖷 😭	🗗 📮 🛛 🧇	\$																									
Partition Repor	t — fpu_top	🕴 📄 Timir	ng Report -	Route	d — f	pu_to	p	Clo	ck/Res	et Rep	ort —	fpu_to	op [) Utili	zatio	n Repo	rt - Route	ed — fpu_t	ор										
ACE Achronix CAI Design: proj_1 - imp	D Environment	Version HSL1	Build 95908*-	Date 2	016-10-	12 14:50)																						
Device: AC16tSC01F Generated on Wed Host: cad43.achron	HI01C Oct 12 22:19:11 F																												
ummary																													
Number of partit Number of insta Number of nets: etails	nces: 51107 (511)	07 re-compiled, 1	00.00%)																										
Partition Name	Module Name	Re-Compiled?	Timestamp	Туре	Nets	Insts	LUTS	Flops	MUX4s	MUX8s	ALUs	LRAMs	BRAMs	DSPs	IPINs	OPINs	CLK_IPINs	CLK_OPINs	Boundary Input Nets	Boundary Output Nets	Registered Input Nets	Registered Output Nets	Constant Input Nets	Constant Output Nets	Floating Input Nets	Floating Output Nets	Dangling Input Nets	Dangling Output Nets	Feed
/fpu_top	fpu_top	Yes	Wed 12 Oct 2016 10:06:52 PM	Hard	23135	19707	13406	5320	154	0	308	0	0	0	364	154	1	0	0	0	0	0	0	0	0	0	0	0	0
/fpu_top /fpu_inst[0].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[1].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[2].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[3].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[1].i_fpu /fpu_div	fpu_div	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	2119	1827	1314	491	0	0	22	0	0	0	0	0	0	0	129	65	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[0].i_fpu /fpu_div	fpu_div	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	2119	1827	1314	491	0	O	22	0	0	0	0	0	0	0	129	65	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[2].i_fpu /fpu_div	fpu_div	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	2119	1827	1314	491	0	0	22	0	0	0	0	0	0	0	129	65	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[3].i_fpu /fpu_div	fpu_div	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	2119	1827	1314	491	0	0	22	0	0	0	0	0	0	0	129	65	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[0].i_fpu /fpu_in	fpu_in	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	877	789	484	305	0	D	0	0	0	0	0	0	0	0	83	311	82	0	1	1	0	0	0	1	0
/fpu_top /fpu_inst[2].i_fpu /fpu_in	fpu_in	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	877	789	484	305	0	0	0	0	0	0	0	0	0	0	83	311	82	0	1	1	0	0	0	1	0
/fpu_top /fpu_inst[1].i_fpu /fpu_in	fpu_in	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	877	789	484	305	0	0	0	0	0	0	0	0	0	0	83	311	82	0	1	1	0	0	0	1	0
			Wed 12 Oct																	311	82	0	1						

Figure 85: Partition Report from First Completed Multiprocess Implementation

Step 3: Select the Implementation with Best Performance

After all of the parallel runs have completed, select the implementation with the best performance on the most timingcritical clock domain. A summary of the frequency, setup slack, and hold slack for each implementation is provided in the Multiprocess Summary Report (see the following screenshot).

	dit <u>A</u> ctions Example Tools	<u>W</u> indow <u>H</u>	<u>l</u> elp	oj_1->impl_1 (AC16tSC0	-,	r
_				•		
	Multi-process Summary Rep	port — proj_1	. 🛛			-
5 _				and the second second		
	iming Results Summary					
	This section shows the high-level tin further timing details, see the linked					ti-process run. For
	ming Analysis Summary					
	· · · · · · · · · · · · · · · · · · ·			Post	-Route	·····
]	Impl Name	Clock Domain	Target Frequency	Upper-Limit Frequency	Setup Slack	Hold Slack
2	impl_1	gclk	125.0 MHz	145.9 MHz (+16.7%)	+1.145ns	+0.036ns
·	impl 1 acx all opt	gclk	125.0 MHz	150.8 MHz (+20.6%)	+1.368ns	+0.031ns
	impl 1 acx cls pro ext	gclk	125.0 MHz	148.5 MHz (+18.8%)	+1.267ns	+0.032ns
	impl 1 acx cls pro seed	gclk	125.0 MHz	155.1 MHz (+24.1%)	+1.553ns	+0.034ns
	impl 1 acx cls util	gclk	125.0 MHz	148.2 MHz (+18.6%)	+1.252ns	+0.032ns
	impl 1 acx fan500 seed util	gclk	125.0 MHz	152.1 MHz (+21.7%)	+1.424ns	+0.032ns
	impl 1 acx fan pro seed	gclk	125.0 MHz	153.5 MHz (+22.8%)	+1.486ns	+0.034ns
	impl 1 acx fan seed util bigblock	gclk	125.0 MHz	154.4 MHz (+23.5%)	+1.524ns	+0.032ns
	impl 1 acx gpm	gclk	125.0 MHz	154.5 MHz (+23.6%)	+1.527ns	+0.033ns
	impl 1 acx gpn	gclk	125.0 MHz	151.1 MHz (+20.9%)	+1.382ns	+0.032ns
	impl 1 acx gpn util	gclk	125.0 MHz	148.5 MHz (+18.8%)	+1.266ns	+0.002ns
	impl 1 acx lws seed	gclk	125.0 MHz	151.1 MHz (+20.9%)	+1.383ns	+0.031ns
	impl 1 acx mux utl seed	gclk	125.0 MHz	143.5 MHz (+14.8%)	+1.031ns	+0.031ns
	impl 1 acx ntd	gclk	125.0 MHz	82.5 MHz (-34.0%)	-4.122ns	+0.033ns
	impl 1 acx seed21	gclk	125.0 MHz	144.9 MHz (+15.9%)	+1.098ns	+0.031ns
	impl 1 acx seed33	gclk	125.0 MHz	149.7 MHz (+19.8%)	+1.320ns	+0.033ns
	impl 1 acx seed82 util	gclk	125.0 MHz	145.7 MHz (+16.6%)	+1.138ns	+0.035ns
	impl 1 acx seed match	gclk	125.0 MHz	153.1 MHz (+22.5%)	+1.468ns	+0.033ns
	impl 1 acx utl cls seed	gclk	125.0 MHz	143.5 MHz (+14.8%)	+1.031ns	+0.031ns
	impl 1 acx utl pro	gclk	125.0 MHz	148.5 MHz (+18.8%)	+1.266ns	+0.002ns
•						23M of 35M

Figure 86: Multiprocess Summary Report from the First Incremental Run

The following screenshot shows the critical path in the best implementation of the run, $impl_1_acx_cls_pro_sed$ (actual results may differ).

ACE - Achronix CAD Environment - Version HS1.1 - proj_1->impl_1_acx_cls_pro_seed (A	AC16tSC01HI01C) -
<u>File Edit Actions Example Tools Window H</u> elp	
F Floorplanner 🛛 🔁 Critical Path Diagram	
E Salation AN	
<form></form>	
C (X=5570560, Y=-327680)	458M of 674M
	J Im

Figure 87: Critical Path (green) in the Best Multiprocess Implementation

Return to the Multiprocess View and check the **Copy Incremental Flow DB from Template Impl** checkbox. Optionally, change the radio button to **Existing Implementations** if desired (though this is not necessary). See the following screenshot.

Multiprocess 🛛	s de sector de la companya de
system.	ementations executed simultaneously, and whether they are executed locally in the background, or submitted to an external cloud/grid/batch job
Parallel Job Count: 25	
Enable Job Submission System (configu	ired in Preferences)
Multiprocess Flow Management In the Flow View, enable and disable the d implementations should run. (This provide	lesired flow steps that all multiprocess implementations should follow. Then in the combo-box below, select how far through the flow the is a means of stopping the flow early.)
Stop Flow After: Run Post-Route Timing A	
Force Selected Flow S	Step to be Enabled
Select Implementations	
Select which implementations within the , implementations with the same name.) V enabled, the user can optionally choose to	Active Project should be queued for execution. (Option Set Implementations will be created if they don't already exist, or will overwrite existing When the "Start Selected" button is pressed, the selected implementations will run using the current Flow configuration. When Incremental Compile is o copy the Incremental Compile DB file from the template (active) implementation to all the other implementations before running the flow. This allows previous run and copy the unchanged partition place and route data to the other impls.
Existing Implementations	
·	
O Generate Implementations from Optic	on Sets
○ Generate Implementations from Optic ✓ Copy Incremental Flow DB From Temp	
Copy Incremental Flow DB From Temp	
Copy Incremental Flow DB From Temp	late Impl
Copy Incremental Flow DB From Temp	late Impl Execution State Description
Copy Incremental Flow DB From Temp Implementation E impl_1	late Impl Execution State Description Selected
Copy Incremental Flow DB From Temp Implementation E T T T T T T T T T T T T	late Impl Execution State Description Selected Selected
Copy Incremental Flow DB From Temp Implementation E Implimentation E Implimentatio E Implimentati	late Impl Execution State Description Selected Selected Selected
Copy Incremental Flow DB From Temp Implementation E impl_1 ① impl_1_acx_all_opt ① impl_1_acx_cls_pro_ext ① impl_1_acx_cls_pro_seed	late Impl Execution State Description Selected Selected Selected Selected Selected
Copy Incremental Flow DB From Temp Implementation E Impl_1 Impl_1acx_all_opt Impl_1acx_cls_pro_ext Impl_1acx_cls_pro_seed Impl_1acx_cls_util Imp	late Impl secution State Description Selected Selected Selected Selected Selected Selected
Copy Incremental Flow DB From Temp Implementation E impl_1 impl_1_acx_cls_pro_ext impl_1_acx_cls_pro_seed impl_1_acx_cls_util © impl_1_acx_cfan_pro_seed	late Impl Execution State Description Selected Selected Selected Selected Selected Selected Selected Selected
Copy Incremental Flow DB From Temp Implementation E impl_1 impl_1_acx_all_opt impl_1_acx_cls_pro_seed impl_1_acx_cls_til impl_1_acx_fan_pro_seed impl_1_acx_fan_pro_seed impl_1_acx_fan_seed_util_bigblock	late Impl Execution State Selected Selected Selected Selected Selected Selected Selected Selected
Copy Incremental Flow DB From Temp Implementation E D impl_1 D impl_1_acx_all_opt D impl_1_acx_cls_pro_ext D impl_1_acx_cls_pro_seed D impl_1_acx_fan_pro_seed D impl_1_acx_fan_seed_util_bigblock D impl_1_acx_fan_seed_util_bigblock D impl_1_acx_fan_seed_util	late Impl Execution State Selected Selected Selected Selected Selected Selected Selected Selected Selected Selected
✓ Copy Incremental Flow DB From Temp Implementation E ✓	late Impl
Copy Incremental Flow DB From Temp Implementation E D impl_1 acx_all_opt D impl_1_acx_cls_pro_ext D impl_1_acx_cls_pro_seed D impl_1_acx_cls_util D impl_1_acx_fan_seed_util_bigblock D impl_1_acx_fan500_seed_util D impl_1_acx_gpm D impl_1_acx_gpn	late Impl
Copy Incremental Flow DB From Temp Implementation E E impl_1 C impl_1_acx_all_opt impl_1_acx_cls_pro_sed impl_1_acx_cls_pro_seed impl_1_acx_cls_util C impl_1_acx_fan_pro_seed E impl_1_acx_fan_seed_util_bigblock C impl_1_acx_fan500_seed_util C impl_1_acx_gpm F impl_1_acx_gpm F impl_1_acx_gpn F impl_1_acx_gpn F i	Bate Impl Execution State Description Selected Selected
<pre>✓ Copy Incremental Flow DB From Temp Implementation E ✓ □ impl_1 acx_all_opt ✓ □ impl_1_acx_cls_pro_set ✓ □ impl_1_acx_cls_pro_seed ✓ □ impl_1_acx_fan_pro_seed ✓ □ impl_1_acx_fan_seed_util_bigblock ✓ □ impl_1_acx_fan_seed_util ✓ □ impl_1_acx_gpm ✓ □ impl_1_acx_gpn ✓ □ impl_1_acx_gpn ✓ □ impl_1_acx_gpn ✓ □ impl_1_acx_gpn ✓ □ impl_1_acx_gpn_ ✓ □ impl_1_acx_mus_seed ✓ □ impl_1_acx_mus_seed</pre>	late Impl
<pre>✓ Copy Incremental Flow DB From Temp Implementation E ✓ □ impl_1 ✓ □ impl_1_acx_all_opt ✓ □ impl_1_acx_cls_pro_ext ✓ □ impl_1_acx_cls_pro_seed ✓ □ impl_1_acx_fan_pro_seed ✓ □ impl_1_acx_fan_seed_util_bigblock ✓ □ impl_1_acx_fan_seed_util ✓ □ impl_1_acx_gpm ✓ □ impl_1_acx_gpm ✓ □ impl_1_acx_gpn ✓ □ impl_1_acx_gpn ✓ □ impl_1_acx_gpn_ ✓ □ impl_1_acx_gpn_ ✓ □ impl_1_acx_mux_utl_seed ✓ □ impl_1_acx_ntd</pre>	Interimpt Selected
<pre>✓ Copy Incremental Flow DB From Temp Implementation E ✓ □ impl_1 acx_all_opt ✓ □ impl_1_acx_cls_pro_set ✓ □ impl_1_acx_cls_pro_seed ✓ □ impl_1_acx_fan_pro_seed ✓ □ impl_1_acx_fan_seed_util_bigblock ✓ □ impl_1_acx_fan_seed_util ✓ □ impl_1_acx_gpm ✓ □ impl_1_acx_gpn ✓ □ impl_1_acx_gpn ✓ □ impl_1_acx_gpn ✓ □ impl_1_acx_gpn ✓ □ impl_1_acx_gpn_ ✓ □ impl_1_acx_mus_seed ✓ □ impl_1_acx_mus_seed</pre>	Selected Selected
<pre>✓ Copy Incremental Flow DB From Temp Implementation E ✓ □ impl_1 ✓ □ impl_1_acx_all_opt ✓ □ impl_1_acx_cls_pro_set ✓ □ impl_1_acx_cls_util ✓ □ impl_1_acx_fan_pro_seed ✓ □ impl_1_acx_fan_seed_util Ø □ impl_1_acx_fan500_seed_util Ø □ impl_1_acx_gpn Ø □ impl_1_acx_gpn Ø □ impl_1_acx_gpn Ø □ impl_1_acx_gpn Ø □ impl_1_acx_us_seed Ø □ impl_1_acx_us_util_seed Ø □ impl_1_acx_td Ø □ impl_1_acx_seed_util</pre>	Selected Selected

Figure 88: Multiprocess View with the Copy Incremental Flow DB from Template Impl Option Checked

The Template implementation referred to in the checkbox is the implementation to be used as the source for all unchanged partitions in the next incremental compile. The Template implementation is the same as the Active implementation. From the Projects View of the Projects Perspective, click the triangle to the left of the Project name to expand the list of implementations. Then left-click on the desired implementation (the one with the best performance) to make it the Active implementation. The implementation name of the active implementation turns bold and is highlighted as in the following screenshot.

4		ACE - Achronix CAD Enviro	onment - Version HS1.	1 - proj_1->impl	_1_acx_cls_pro	_seed (AC16	StSC011	4101 C)												
Eile Edit Actions Example Tools <u>V</u>	<u>/</u> indow <u>H</u> elp																			
🔗 🎆 🍈] 🛷 🌭 🛃 🏦 🛔 🕐 🌮]]	🔁 🖪 😭 💤 💭 🌼 💠	÷																		
🎦 *Projects 🛿 🗖 🗖	E Options 🛿	- 0	📄 Partition Repo	rt — fpu	🛚 📄 Clock/	Reset Rep	ort —	fpu		Utili	zation	Report	t - Rou.		🗎 Tir	ning Re	port	- Rout	ed	-
		AC16tSC01HI01C CORE C1 0.80	 Number of inst 	AD Environment ppl_1_acx_cls_pro 1HI01C 1 Oct 12 22:19:11 F	_seed - fpu_top PDT 2016 ompiled, 100.00%) 07 re-compiled, 10	0.00%)	Date 2	016-10-1	2 14:50											
▶ 💭 impl_1_acx_gpm	Incremental Com	pile	Partition Name	Module Name	Re-Compiled?	Timestamp	Туре	Nets	Insts	LUTs	Flops	MUX4s	MUX8s	ALUs	LRAMs	BRAMs	DSPs	IPINs	OPINs	CLK_IPI
א Flow 🕸 🕨 🕨 🕨 🗖 🗖 ד 🕞 🚱 Prepare	Enable Increm	ental Compile	/fpu_top	fpu_top	Yes	Wed 12 Oct 2016 10:06:52 PM	Hard	23135	19707	13406	5320	154	0	308	0	0	0	364	154	1
 ✓ Run Prepare ✓ A Run Estimated Timing Anal 	> Multiprocess ☎		/fpu_top /fpu_inst[0].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0
A Generate Pre-Placed Simula B B B B B B B	executed simultan	ber of ACE project implementati« eously, and whether they are exe ground, or submitted to an exterr_	/fpu_top /fpu_inst[1].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	4352	3485	2641	774	0	0	64	o	0	6	0	0	0
■ ✓ Run Place ▲ Run Post-Placement Timing	grid/batch job syst		/fpu_top /fpu_inst[2].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0
■ ✓ Run Route ✓ Run Post-Route Timing Ana	Enable Job Subn	nission System (configured in Pre	/fpu_top /fpu_inst[3].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0
Ocean Completion Ocean Completion Ocean Completion Ocean Completion		w Management nable and disable the desired flov ss implementations should follow	/fpu_top /fpu_inst[1].i_fpu /fpu_div	fpu_div	Yes	Wed 12 Oct 2016 10:06:52 PM	Locked	2119	1827	1314	491	0	0	22	0	0	0	0	0	0
A Run Final DRC Checks A Run Sign-off Timing Analysi A Generate Final Simulation N	the combo-box be implementations s	low, select how far through the fle hould run. (This provides a mean	/fpu_top /fpu_inst[0].i_fpu /fpu_div	fpu_div	Yes	Wed 12 Oct	Locked	2119	1827	1314	491	0	0	22	0	0	0	0	0	0
🖃 🚭 FPGA Programming	Stop Flow After: F	Run Post-Route Timing Analysis	//pu_top //pu_inst[2].i_fpu //pu_div	fpu_div	Yes	Wed 12 Oct	Locked	2119	1827	1314	491	0	0	22	0	0	0	0	0	0
Generate Bitstream FPGA Download	4	Force Selected Flow Step to be	1 Alexandre	l		20.00.02 PM		I										L		
	🔄 Tcl Console 🛿																		▶ [à 🗈 🗖
	Profile load-adb[Des Checking place and r Profile checker Tcp Placement complete Restore impl complet Profile restore-impl Progress restore_imp GUIProfiling: Partii	r. τοσα μεз.μr.μr υενιατ.υπ σ.σο sign) Topu 1/1+(1+0) Twck 20:34 oute completeness μ 12/+1(1+0) Twck 20:35/+0 Mpk 1 ted. Topu 12/+12(11+1) Twck 20:35/+ 1 deviation 0.314068 tions data read in cputime 0.00 tions data parsed in cputime 0.00	/+2 Mpk 1821/+15 821/+0.0 Mcur 18 13 Mpk 1821/+154 seconds (usertim	91/+0.0 8.1 Mcur 180 e 0.00 secon	1/+1589.2 ds systemti															
· · · ·	4							-, -						_						
- 0											2001	4 of 67	4M f	- 1						

Figure 89: Selection of the Template (Active) Implementation

Step 4: Change the RTL and Recompile the Design in Synplify Pro

Repeat Steps 8-10 of the Single-Process Incremental Compile Tutorial (see page 346) to modify the RTL and force Syplify Pro to recompile the partitions in at least one of the defined compile points.

Step 5: Recompile the Multiprocess Implementations in ACE

Click the three stacked green triangle icon in the Multiprocess view to start a new incremental compile iteration on all implementations in parallel. ACE automatically copies the output/<design>.icdb file from the Template implementation into all other implementations and uses that as the source for the tear-and-stitch operation on all unchanged partitions during the run_prepare flow step.

As seen in the following screenshot from the impl_1_acx_mux_utl_seed implementation, only 8 of the 37 partitions have been recompiled in this iteration.

dit <u>A</u> ctions E				~ 0										_	_									_					
Partition Repo						nu to	n 🕅		ck/Res	et Rep	ort —	fou to	n E	Utili	zatio	n Repo	ort - Route	ed — fpu t	on										
Partition R																													
ACE Achronix CA Design: proj_1 - imp Device: AC16tSC01 Generated on Wed Host; cad40.achror	pl_1_acx_cls_pro HI01C Oct 12 23:04:38 F	_seed - fpu_top	Build 95908*-	Date 2	016-10-	14:50																							
Summary																													
 Number of parti Number of insta Number of nets 	ances: 51123 (155	72 re-compiled, 3	30.4696) 6)																										
Partition Name	Module Name	Re-Compiled?	Timestamp	Туре	Nets	Insts	LUTs	Flops	MUX4s	MUX8s	ALUs	LRAMs	BRAMs	DSPs	IPINs	OPINs	CLK_IPINs	CLK_OPINs	Boundary Input Nets	Boundary Output Nets	Registered Input Nets	Registered Output Nets	Constant Input Nets	Constant Output Nets	Floating Input Nets	Floating Output Nets	Dangling Input Nets	Dangling Output Nets	Feedt
/fpu_top /fpu_inst[1].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:46:51 PM	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[0].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:46:51 PM	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[2].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:46:51 PM	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[3].i_fpu /fpu_mul	fpu_mul	Yes	Wed 12 Oct 2016 10:46:51 PM	Locked	4352	3485	2641	774	0	0	64	0	0	6	0	0	0	0	113	53	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[0].i_fpu /fpu_mul /fpu_mul_ctl	fpu_mul_cti	Yes	Wed 12 Oct 2016 10:46:51 PM	Locked	552	408	218	188	0	0	2	0	0	0	0	0	0	0	133	78	3	7	1	1	0	0	0	0	3
/fpu_top /fpu_inst[1].i_fpu /fpu_mul /fpu_mul_ctl	fpu_mul_ctl	Yes	Wed 12 Oct 2016 10:46:51 PM	Locked	552	408	218	188	o	o	2	o	o	o	0	0	0	0	133	78	3	7	1	1	0	o	o	0	3
/fpu_top /fpu_inst[2].i_fpu /fpu_mul /fpu_mul_ctl	fpu_mul_ctl	Yes	Wed 12 Oct 2016 10:46:51 PM	Locked	552	408	218	188	o	o	2	o	o	0	0	0	0	o	133	78	3	7	1	1	0	0	o	0	3
/fpu_top /fpu_inst[3].i_fpu /fpu_mul /fpu_mul_ctl	fpu_mul_ctl	Yes	Wed 12 Oct 2016 10:46:51 PM	Locked	552	408	218	188	0	o	2	0	0	0	0	0	0	0	133	78	3	7	1	1	0	0	0	0	3
/fpu_top	fpu_top	No	Wed 12 Oct 2016 10:06:52 PM	Hard	23134	19707	13406	5320	154	0	308	0	0	0	364	154	1	0	0	0	0	0	0	0	0	0	0	0	0
/fpu_top /fpu_inst[1].i_fpu /fpu_div	fpu_div	No	Wed 12 Oct 2016 10:06:52 PM	Locked	2119	1827	1314	491	0	0	22	0	0	0	0	0	0	0	129	65	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[0].i_fpu /fpu_div	fpu_div	No	Wed 12 Oct 2016 10:06:52 PM	Locked	2119	1827	1314	491	0	0	22	0	0	0	0	0	0	o	129	65	1	0	0	1	0	0	0	1	0
/fpu_top /fpu_inst[2].i_fpu	fpu_div	No	Wed 12 Oct 2016 10:06:52 PM	Locked	2119	1827	1314	491	0	0	22	0	0	0	0	0	0	0	129	65	1	0	0	1	0	0	0	1	0

Figure 90: Partition Report from Second Incremental Multiprocess Compile

After all of the parallel runs complete, return to the updated Multiprocess Summary Report in the Multiprocess View to examine the critical path reports for each implementation.

As seen in the example below, the impl_1_acx_clk_pro_seed implementation achieved 155.1 MHz in the first iteration and 148.2 MHz in the second iteration. One of the incremental compiles, for impl_acx_fan_pro_seed, failed to route and returned a Flow Error.

A	Edit Actions Example Tools		elp ぢ 📮 🗇 🔿 🎸	>			
22		ilization Rep		:i-process Sum 🛙	»2		
Ir	Multiprocess Summa ACE Achronix CAD Environment V Project: proj_1 Generated by: mikeriepe on cad37.act Generated on: 2016-10-12 11:18:21 PM	ersion HS1.1					
	Timing Results Summary This section shows the high-level timi further timing details, see the linked in Timing Analysis Summary					i-process run.	For
L	impi Name	Clock Domain	Target Frequency		-Route		
				Upper-Limit Frequency	Setup Slack		
	impl 1	gclk	125.0 MHz	150.1 MHz (+20.1%)	+1.338ns	+0.033ns	
	impl 1 acx all opt	gclk	125.0 MHz	149.7 MHz (+19.8%)	+1.319ns	+0.032ns	
	impl 1 acx cls pro ext	gclk	125.0 MHz	145.6 MHz (+16.5%)	+1.132ns	+0.034ns	
	impl 1 acx cls pro seed	gclk	125.0 MHz	148.2 MHz (+18.5%)	+1.252ns	+0.032ns	
	impl 1 acx cls util	gclk	125.0 MHz	143.1 MHz (+14.5%)	+1.014ns	+0.033ns	
	impl 1 acx fan500 seed util	gclk	125.0 MHz	148.2 MHz (+18.6%)	+1.253ns	+0.033ns	
	impl_1_acx_fan_pro_seed (Flow Error)						
	impl 1 acx fan seed util bigblock	gclk	125.0 MHz	147.4 MHz (+17.9%)	+1.217ns	+0.033ns	
	impl 1 acx gpm	gclk	125.0 MHz	139.5 MHz (+11.6%)	+0.832ns	+0.033ns	
	impl 1 acx gpn	gclk	125.0 MHz	148.4 MHz (+18.8%)	+1.263ns	+0.033ns	
	impl 1 acx gpn util	gclk	125.0 MHz	150.5 MHz (+20.4%)	+1.357ns	+0.033ns	
	impl 1 acx lws seed	gclk	125.0 MHz	152.1 MHz (+21.6%)	+1.424ns	+0.034ns	
	impl 1 acx mux utl seed	gclk	125.0 MHz	151.0 MHz (+20.8%)	+1.376ns	+0.033ns	
	impl 1 acx ntd	gclk	125.0 MHz	83.6 MHz (-33.2%)	-3.967ns	+0.033ns	
	impl 1 acx seed21	gclk	125.0 MHz	149.5 MHz (+19.6%)	+1.311ns	+0.033ns	
	impl 1 acx seed33	gclk	125.0 MHz	143.4 MHz (+14.7%)	+1.025ns	+0.033ns	
	impl 1 acx seed82 util	gclk	125.0 MHz	147.8 MHz (+18.2%)	+1.234ns	+0.033ns	
	impl 1 acx seed match	gclk	125.0 MHz	134.6 MHz (+7.7%)	+0.573ns	+0.033ns	
	impl 1 acx utl cls seed		125.0 MHz	151.0 MHz (+20.8%)	+1.376ns	+0.033ns	
		gclk	12.0.0 WITZ	101.0 WH12 (*20.070)	1.010115	10.000115	

Figure 91: Multiprocess Summary Report from the Second Incremental Run

Finally, select File \rightarrow Restore Implementation to restore the routed.acxdb database for the Template implementation, and select Actions \rightarrow Timing \rightarrow Run Post-Route Timing Analysis to observe the new critical path. The following

screenshot shows the critical path in the Template implementation after recompiling all of the changed partitions. As usual, the instances of all unchanged partitions are highlighted in a dark yellow color to indicate that they are locked.




Figure 92: Critical Path (Green) from the Best Multiprocess Implementation of the Second Incremental Run

All timing paths inside the unchanged partitions can be observed to remain the same. Once timing closure of a critical block in at least one of the multiprocess implementations is achieved, this flow allows timing closure to be maintained until that block must be recompiled.

Automatic Flop Pushing into I/O Pads

The term "flop pushing" refers to the process of converting an unregistered pad and one or more attached DFFs into a registered pad for Speedcore devices. ACE performs this operation in the reconditioner during run_prepare. The purpose of this operation is to help with chip I/O timing closure. By avoiding the pad-to-flop, or flop-to-pad, delays, extra margin is achieved for off-chip timing paths.

Background

The flop-pushing feature is necessary in ACE because Synplify does not support inferencing of registered pads. The following Verilog source code describes a simple design consisting of black-box I/O pads, IPIN and OPIN instances, and two flip-flops. All three levels of a typical eFPGA design hierarchy are shown.

```
module DTM_TEST (in, clk, rst, ce, out)
    input in, rst, ce, clk;
    output out;
    wire in_d, rst_d, ce_d, clk_d, out_d;
    BB_PAD_IN ipad_in (.padin(in),
                                      .dout(in_d) );
    BB_PAD_IN ipad_rst (.padin(rst), .dout(rst_d));
    BB_PAD_IN ipad_ce (.padin(ce),
                                       .dout(ce_d) );
    BB_PAD_CLK ipad_clk (.padin(clk), .dout(clk_d));
    BB_PAD_OUT opad_out (.padout(out), .din(out_d) );
    STM_TEST stm_test (.in(in_d), .rst(rst_d), .ce(ce_d), .clk(clk_d), .out(out_d));
endmodule
module STM_TEST (in, rst, ce, clk, out)
    input in, rst, ce, clk;
    output out;
    IPIN
             ipin_in (.din(in), .dout(in_p));
    IPIN
             ipin_rst (.din(rst), .dout(rst_p));
              ipin_ce (.din(ce), .dout(ce_p));
    IPIN
    CLK_IPIN ipin_clk (.din(clk), .dout(clk_p));
    OPIN
             opin_out (.din(out), .dout(out_p));
    UCM_TEST ucm_test (.in(in_p), .rst(rst_p), .ce(ce_p), .clk(clk_p), .out(out_p));
endmodule
module UCM_TEST (in, rst, ce, clk, out)
    input in, rst, ce, clk;
    output out;
    reg out;
```

```
wire dff_q;
ACX_DFFER dff (.d(in), .clk(clk), .ce(ce), .rn(rst), .q(dff_q));
always @(posedge clk or negedge rst)
begin
    if (!rst)
        out <= 0;
    else
        if (ce) out <= dff_q;
end
endmodule
```

Since the DFFER instance is driven directly by an input port, and the behavioral flip-flop directly drives an output port, one might expect RTL synthesis to generate registered input and output pads (with reset and enable). However, Synplify Pro generates an input pad, an output pad, and separate DFFER instances.

By placing the flops in the device core as separate instances, extra delay from the pad to the flop is required by the ringto-core routing path. If the device's I/O timing is tight, that could result in a setup timing failure. On the other hand, the presence of separate DFFER instances allows the flops to be placed in the core near their fanin/fanout logic, possibly reducing the routing delay to intermediate logic in the design. Flop pushing can therefore be viewed as a form of retiming, allowing the designer the ability to trade off-chip for on-chip delays between the pad and the flop.

Capabilities

In ACE, flop pushing is performed by the reconditioner during the run_prepare flow step. Flop pushing happens very early in the flow, after flattening but before I/O elaboration so that the reconditioner can operate directly on the IPAD and OPAD instances before they are elaborated into networks of separate io_buffers and datapath instances in the traditional Speedster FPGA flow. After elaboration ACE would require detailed knowledge of the IPAD and OPAD implementations to convert an unregistered pad into a registered pad. For a Speedcore eFPGA instance, there are no PAD instances. Instead, there are IPIN and OPIN instances. Flop pushing in ACE operates on Speedcore IPIN and OPIN instances in the same way it operates on IPAD and OPAD instances in a traditional Speedster FPGA.

In the simplest case, ACE performs flop pushing by:

- 1. Finding an IPIN that drives a DFF, or a DFF that drives an OPIN
- 2. Deleting the DFF
- Converting the IPIN/OPIN into a flopped IPIN/OPIN (by setting the "mode" parameter), connecting the DFF's clock input to the IPIN/OPIN's clock input, and optionally connected the DFF's reset and enable inputs to the IPIN /OPIN's reset and enable inputs.

Flop pushing is supported for flops connected to IPIN data output pins, and OPIN data input pins. ACE also supports more complex cases:

- IPINs that drive more than one DFF
- Chains of buffer LUTs and inverter LUTs between the pad and the DFF
- OPINs in which the data input and the clock-enable input are both driven by DFFs

The reconditioner checks for many possible scenarios that prevent flops pushing, especially in the above complex cases. A partial list includes:

- The IPIN or OPIN is already registered
- · DFFs in the IPIN fanout do not all share the same clock input nets
- DFFs in the IPIN fanout do not all share the same set, reset, or enable input nets

- DFFs in the IPIN fanout are a mixture of DFF, DFFC, DFFP, DFFR, and/or DFFS instances
- DFFs in the IPIN fanout have a mixture of synchronous and asychronous resets
- DFFs in the IPIN fanout are a mixture of positive/negative edge triggered
- DFFs in the IPIN fanout have different init parameter values
- A DFF in the IPIN fanout is driven by more than one input pad, or drives more than one output pad
- A DFF clock is driven by a generated clock or reset that can only be routed in the core
- LUTs between the IPIN/OPIN and DFF are configured as anything but a buffer or inverter
- Nets on the path between the IPIN/OPIN and DFF (including intermediate buffers or inverters) have a fanout > 1
- DFFs driven by a IPIN/OPIN through a chain of buffers and/or inverters that have different inversion (odd vs. even number of inverters)


ACE Attributes

The behavior of ACE with respect to flop pushing can be controlled for individual input/output pads by attributes in the RTL or PDC constraints.

Depending on the value of the push_flops_into_pads implementation option (see Implementation Options below), ACE looks for an attribute named ace_useioff with the following semantics:

- If the ace_useioff attribute associated with an I/O pin has a non-zero value, ACE pushes flip-flops into that pin when possible. This behavior is useful when the push_flops_into_pads implementation option has the value 1 (manual mode).
- If the ace_useioff attribute associated with an I/O pin has the value 0, ACE prevents flip-flops from being automatically pushed into that pin. This behavior is useful when the push_flops_into_pads implementation option has a value of 15 (automatic mode).

The ace_useioff attribute can be placed in several different locations in your RTL code, as described below and shown in following figure.



7079642-01.2016.12.01

Figure 93: Valid Locations to Place the ace_useioff Attribute in an eFPGA Design Hierarchy

- On an STM port (A) connected to an IPIN/OPIN (but only if the STM is targeted as the top-level module in ACE).
- On the net (B) connecting an IPIN/OPIN to an STM port.
- On an IPIN/OPIN instance (C).
- On a net (D) connecting an IPIN/OPIN to a UCM port.
- On a net (E) connecting a UCM port to one or more flip-flop instances.
- On the flip-flop instances (F) driven by an IPIN instances or driving an OPIN instance. If there is more than one flipflop driven by the same IPIN, all DFF instances must have an ace_useioff attribute with the same value.

Specifically, the $\verb"ace_useioff" cannot"$ be placed in the following locations:

- On a DTM port (1) connected to a black-box instance or directly driving the STM port. ACE does not trace through the DTM black-box network searching for the ace_useioff attributes.
- On a black-box instance (2).
- On the net (3) connecting an STM pin to the black-box network in the DTM.
- On the UCM port (4) separating the STM and the UCM hierarchies. Synplify does forward annotate attributes on intermediate output ports, but when placed on intermediate input ports they are lost during flattening, so this method is not recommended.

Placing the ace_useioff attribute directly on the top-level module ports (A) is useful in Speedster designs, where the top-level ports directly connect to the I/O pads. That technique can also be used for Speedcore eFPGA designs when the STM level of hierarchy is targeted as the top-level module in ACE and can be modified by the end user. For Speedcore

designs in which the STM level of hierarchy is fixed by the ASIC integrator, and only the UCM hierarchy can be modified by the end user, the most convenient locations to place the ace_useioff attribute may be the UCM port-to-core nets (E) or the DFF instances (F).

Be careful not to add the ace_useioff attributes in more than one location. A conflict occurs when some attributes associated with particular I/O pad or pin have the value '1', and some have the value '0'. When a conflict is detected, ACE issues a warning message, the value '0' is assumed, and flop pushing is disabled for that I/O. Be especially careful to avoid conflicts when the attributes are placed on DFF instances, and an IPIN drives more than one DFF.

The ace_useioff attributes can be specified by the user in the Verilog/VHDL source code, or in the physical design constraints (.pdc) file, as follows. An advantage of specifying the attribute in the .pdc file is that the user does not have to re-synthesize the design in order to experiment with different flop-pushing strategies. An advantage of specifying the attribute in the HDL source code is that the designer's intent is more self-documenting, as readers do not have to refer to a separate .pdc file and cross-reference the port/net/instance names between the files.

Examples

Below are several examples demonstrating how to set the ace_useioff attribute on: top-level ports, I/O pin instances, boundary wires, and DFF instances; and using either Verilog, VHDL, or a PDC constraint. For more information about the use of attributes in Synplify see the section "Forward Annotation of RTL Attributes to Netlist" in the Synthesis Optimization Recommendations chapter of the Synthesis User Guide.

```
Verilog Example of a Port attribute
 module flop_push_test1 (ina, inb, sel, clk, z0);
     input [3:0] ina /* synthesis ace_useioff=1 */;
     input [3:0] inb /* synthesis ace_useioff=0 */;
                     /* synthesis ace_useioff=1 */;
     input sel
     input clk;
     output z0
                     /* synthesis ace_useioff=1 */;
 endmodule
 VHDL Example of a Port Attribute
 entity flop_push_test1 is
 port(
               : in signed( 3 downto 0 );
         ina
                : in signed( 3 downto 0);
         inb
         sel : in std_logic;
         clk : in std logic;
               : out std_logic
         z 0
 );
 attribute ace_useioff : boolean;
 attribute ace_useioff of ina : signal is TRUE;
 attribute ace_useioff of inb : signal is FALSE;
 attribute ace_useioff of sel : signal is TRUE;
 attribute ace_useioff of z0 : signal is TRUE;
 end entity;
 Physical Design Constraints (.pdc) File of Port Attributes
 set_property ace_useioff "1" [find -ports {ina\[*\]}]
v8.1.1
                                           www.achronix.com
                                                                                                    399
```

ACE User Guide (UG070)

```
set_property ace_useioff "0" [find -ports {inb\[*\]}]
set_property ace_useioff "1" {p:sel p:z0}
```

Note

In the above three examples the input PortBus ina, the input port sel, and the output port z0 are selected for flop pushing. The input PortBus inb, the input port clk, are not.

If the attribute has the value '1', ACE tries to push a flip-flop into the pad connected to the given port even when flop pushing is disabled by default. If the attribute has the value '0' ACE prevents flop pushing on that pad, even if flop pushing is enabled by default. Of course flop pushing may be prevented by any of the exceptions listed

above (see page 396).

It is not possible using RTL attributes to apply different values of the ace_useioff attribute to different ports in a port bus (for example, giving in_a[2] an ace_useioff value of '0'). It cannot even be done by applying an attribute to a wire that is assigned the value of the bus (see the example flop_push_test5 below). The solution requires bit-blasting the bus into separate ports or assigning different values of ace_useioff to different port bus ports using PDC.

```
Verilog Example of an IPIN Instance Attribute
```

```
module flop_push_test2 (in, clk);
   input [38:0] in;
   input clk;
   wire ipad_dout_37;
   BB_IPAD ipad_37 (.pad(in[37]), .dout(ipad_dout_37));
   wire ipin_dout_37;
   IPIN ipin_37( .din(ipad_dout_37) , .dout(ipin_dout_37) ) /* synthesis ace_useioff = 0 */;
   reg data_37 = 1'b0;
   always @(posedge clk)
     begin
        data_37 <= ipin_dout_37;</pre>
     end
endmodule
Physical Design Constraints (.pdc) File of IPIN Instance Attributes
set_property ace_useioff "1" [find -insts {ipin_*}]
set_property ace_useioff "0" {i:ipin_37}
Verilog Example of a Boundary Wire Attribute
module flop_push_test3 (in, clk);
   input [38:0] in;
   input clk;
   (* syn_keep *) wire ipin_dout_37 /* synthesis ace_useioff=0 */;
   IPIN ipin_37 (.pad(in[37]), .dout(ipin_dout_37));
   reg level1_37 = 1'b0;
```

```
always @(posedge clk[0])
     begin
        level1_37 <= ipad_dout_37;</pre>
     end
endmodule
Physical Design Constraints (.pdc) File of Wire Attributes
set_property ace_useioff "1" [find -nets {ipin_dout_*}]
set_property ace_useioff "0" {n:ipin_dout_37}
Verilog Example of a DFF Instance Attribute
module flop_push_test4 (in, clk);
    input [38:0] in;
    input clk;
    wire ipad_dout_37;
    BB_IPAD ipad_37 (.pad(in[37]), .dout(ipad_dout_37));
    wire ipin_dout_37;
    IPIN ipin_37(.din(ipad_dout_37), .dout(ipin_dout_37));
    wire dff1_q, dff2_q;
    ACX_DFF dff1 (.d(ipin_dout_37), .clk(clk), q(dff1_q)) /* synthesis ace_useioff = 0 */;
    ACX_DFF dff2 (.d(ipin_dout_37), .clk(clk), q(dff2_q)) /* synthesis ace_useioff = 0 */;
endmodule
```

Physical Design Constraints (.pdc) File of DFF Instance Attributes

```
set_property ace_useioff "1" [find -insts {dff*}]
set_property ace_useioff "0" {i:dff1 i:dff2}
```

Below is an example of a boundary wire attribute that *does not* work as expected.

ACE User Guide (UG070)

endmodule

A

Caution!

As noted above, It is not possible using RTL attributes to apply different values of the ace_useioff attribute to different ports in a port bus. The above example flop_push_test5 appears to be a clever way to apply the ace_useioff attribute to the net connecting the UCM port to a single IPIN in the 39-bit port bus in. Unfortunately, this technique does not work. Synplify_Pro optimizes away the wire ipin_din_37, despite the presence of the syn_keep attribute, and the ace_useioff attribute is not forward annotated into the ACE input netlist. One can use PDC, however, to apply the ace_useioff attribute to the IPIN instance as in the example below.

```
Physical Design Constraints (.pdc) For Example flop_push_test5 That DOES Work
```

```
set_property ace_useioff "1" [find -nets {in\[*\]}] set_property ace_useioff "0" {n:in\[37\]}
```

Implementation Options

The behavior of ACE with respect to flop pushing is controlled by the implementation options push_flops_into_pads and pad_flop_pushing_clock_type, described below. See also Options View (see page 127) in the ACE User Guide.

push_flops_into_pads

The implementation option push_flops_into_pads controls whether flop pushing is performed automatically or manually. This implementation option has the following legal settings:

- "0" flop pushing is completely disabled
- "1" (manual mode) push flops into pads that have the ace_useioff attribute set to "1"
- "15" (automatic mode) push flops into all pads except those that have the ace_useioff attribute set to "0"

Example Setting

```
set_impl_option push_flops_into_pads 15
```

pad_flop_pushing_clock_type

The implementation option pad_flop_pushing_clock_type enables automatic flop pushing to be controlled by the routing type of the pushed clock. It only applies when the implementation option push_flops_into_pads has the value "15" (automatic mode). This implementation option has the following legal settings:

- "boundary" automatically push flops into pads only when the flops are clocked by a boundary clock
- "trunk" automatically push flops into pads only when the flops are clocked by a trunk clock
- "all" automatically push flops into all pads regardless of the clock routing type.

The routing type of a clock net is controlled by the set_clock_type command.

```
set_clock_type clk1 -boundary
set_clock_type clk2 -trunk
set_impl_option pad_flop_pushing_clock_type "boundary"
```

In the above example, only flops clocked by the boundary clock clk1 will be automatically pushed in the pads..

Timing Analysis Implications

As discussed above, flop pushing can be viewed as a form of retiming. Pushing a flop into a boundary pin reduces the offchip timing path at the flop's input by reducing the wiring delay. But it increases the on-chip timing path at the flop's output, possibly by a large amount depending on how closely the driven logic is placed to the boundary pin. On small designs, especially when the logic is placed near the center of the chip, the increased delay can be significant.

Enabling flop pushing by default across a suite of designs often causes QoR to degrade significantly. This degradation is because the off-chip delays are often not modeled well in the design timing constraints. The off-chip delay must be modeled using a set_input_delay or set_output_delay timing constraint. If those delays are zero, the improvement in off-chip delay may not be evident, and the increase in on-chip delay may be dominant.

More commonly, constraints are not even given, causing the timer to completely ignore timing paths that start or end offchip. Pushing a flop into a pad with unspecified input/output delay could cause new setup/hold violations to appear that were not previously modeled.

Working with Virtual I/O

The role of I/O virtualization is to take a design with too many I/O pads (or boundary pins in the case of a Speedcore fabric) and reduce the number of I/Os until the design fits in the given fabric. This option is only run in evaluation flow mode.

Behavior

I/O virtualization is performed automatically as part of the run_prepare flow step in evaluation flow mode. A user in not permitted to export a bitstream for a design with virtualized I/Os. If the design has a sufficient number of boundary pin sites to place the design, then the command is a no-op. If the design has more boundary pin instances than available sites, I/O virtualization modifies the netlist by reducing the number of boundary pins until the design fits. When virtualizing I/Os, no attempt is made to maintain logical equivalency with the original netlist. Rather, the goal is to perturb the behavior of the placement and routing tools as little as possible and, therefore, make an evaluation run correspond as closely as possible to a production run of a similar design.

I/O virtualization operates by collapsing multi-bit bused boundary pins as well as single non-bused boundary pins. By default, pins are selected automatically for virtualization, starting with the widest pin bus until enough boundary pin sites are available to fit the remaining number of boundary pin instances. If that number is insufficient, individual non-bused pins are also virtualized. The user can also manually select pin buses and individual pins for virtualization through top-level port attributes in their RTL or PDC constraints (see Port Attributes (see page 404) below). Depending on the virtualization mode, some serialization boundary pins may be inserted, so it is possible for the process to fail and leave too many boundary pins in the design.

The pins are collapsed using one of three user specified styles:

- **stubout** Each IPIN is replaced with a "stub" LUT that drives a constant zero onto the IPIN's output net. Similarly, each OPIN is replaced with a "stub" LUT, driven by the OPIN's input net, with a floating output pin. These stub LUTs are given must_keep attributes so that ACE will not optimize them away.
- serialize_dff Bused IPINs are replaced with a single IPIN that drives a scan chain implemented with DFFs. The output of each DFF drives the output net from its original corresponding IPIN as well as the next stage in the scan chain. Bused OPINs are replaced with a single OPIN that is driven by a scan chain implemented with DFFs. The input of each DFF is driven by a 2-input MUX, one input of which is driven by the input net from its original corresponding OPIN. The other input of the MUX is driven by the output of the DFF in the previous stage of the scan chain. One additional IPIN per port bus is also added which drives the select line of the MUXes.
- serialize_lut This style is the same as the serialize_dff style, except that the scan chain is implemented with LUTs instead of DFFs.

The stubout style is the simplest and has the greatest rate of pad compression. However, it is the least realistic since there are no connections pulling the stub LUTs toward the edge of the chip. The placer will pull them into the chip core, placing them at the center of gravity of the loads that they drive. The two serialize styles keep one representative boundary pin and are, therefore, more realistic, though of course the strength of the placement forces pulling the scan chain toward to chip edge are significantly reduced. The main reason to use the serialize_dff style over the serialize_lut style is that, in the former style, the timer will only see a path that starts or ends at the last stage of the scan chain, while in the former the entire scan chain (possibly hundreds of LUT delays) will contribute to the length of the timing path.

For the serialize_dff style, a clock must be connected to the DFFs that make up the scan chain. By default that clock is selected automatically to be the clock in the chip core with the largest number of load pins. The clock can be specified by the user either through a global implementation option, or on a per-port basis through an attribute on the port. These options are discussed in Implementation Options (see page 404) and Port Attributes (see page 404).

Implementation Options

The behavior of I/O virtualization can be controlled on a global basis by the following implementation options:

- virtual_io_style Controls the style, or method, used to virtualize excess I/O pad or boundary pin buses in the top-level netlist. Legal enum values are: stubout (the default), serialize_dff, and serialize_lut. See above for a definition of the behavior of each of these styles.
- virtual_io_utilization Sets the I/O pad or boundary pin utilization percentage targeted by I/O virtualization. Legal values are integers between 0 and 100. An error is returned if the given utilization cannot be met. A target utilization of zero percent requests that all possible port buses and non-bused ports are to be virtualized to achieve the smallest possible number of pins. A target utilization of 100 percent requests that port buses and non-bused ports are to be virtualized until the number of remaining ports will fit in the target fabric. This option is mutually exclusive with the virtual_io_num_pads option (both cannot be specified).
- virtual_io_num_pads Sets the final number of I/O pad or boundary pin instances targeted by I/O virtualization. Legal values are 0 or larger. A target pad number of zero requests that all possible port buses and non-bused ports are to be virtualized to achieve the smallest possible number of pins. If the specified value is larger than the number of available I/O pad or boundary pin sites in the selected fabric, the number of available I/O pad or boundary pin sites will be targeted. This option is mutually exclusive with the virtual_io_utilization option (both cannot be specified).
- virtual_io_clock_port Specifies the name of the clock, by its top-level port name, to be used by I/O virtualization to clock serialization flops. Only applies for the serialize_dff virtualization style. This option can also be specified individually for a given port with the RTL or PDC port attribute "ace_virtualize_clock_port", which overrides this option if given. If not specified, the virtualization clock is derived automatically as the core clock net driving the largest number of loads. This option is mutually exclusive with the virtual_io_clock_net option (both cannot be specified).
- virtual_io_clock_net Specifies the name of the clock, by its net name, to be used by I/O virtualization to clock serialization flops. Only applies for the serialize_dff virtualization style. This option can also be specified individually for a given port with the RTL or PDC port attribute "ace_virtualize_clock_net", which overrides this option if given. If not specified, the virtualization clock is derived automatically as the core clock net driving the largest number of loads. This option is mutually exclusive with the virtual_io_clock_port option (both cannot be specified).

Port Attributes

By default I/O virtualization selects port buses for virtualization automatically. They are virtualized in order of decreasing size until the netlist meets the given target boundary pin utilization. However, users can manually control which port buses are virtualized through the use of the RTL port attribute ace_virtualize. When the virtualization style is set to serialize_dff, one can also specify either a top-level port name or net name to be connected to the clock input of the new serialization flop instances. Use the RTL port attribute ace_virtualize_clock_port or ace_virtualize_clock_net respectively.

The attribute can be set in the Verilog/VHDL source code, or in the physical design constraints (.pdc) file, as follows. An advantage of setting the property in the .pdc file is that the design does not have to be re-synthesized in order to experiment with different virtualization strategies.

```
Verilog Example
```

```
module pds (
    input clk_i,
    (* ace_virtualize="1", ace_virtualize_clock_port="clk_i" *)
    output [63:0] tx_data_o,
    (* ace_virtualize="1", ace_virtualize_clock_net="clk_i_c" *)
    output [ 7:0] tx_ifg_delay_o
endmodule
```

```
VHDL Example
```

```
end entity;
```

If the target boundary pin utilization is not met after all user-specified ports are virtualized, additional ports are selected automatically until the target boundary pin utilization is met.

Physical Design Constraints (.pdc) File
set_property ace_virtualize "1" [find -ports {sample_src\[*\]}]
set_property ace_virtualize_clock_port "clk" [find -ports {sample_src\[*\]}]

attribute ace_virtualize_clock_net of tx_ifg_delay_o : signal is "clk_i_c";

Runtime Messages

Below are the output messages from I/O virtualization using the example above with user-specified port buses and the serialize_dff virtualization style.

Runtime Messages

```
INFO: Virtualize IO: Serializing user-specified 512-bit output PortBus tx_data_o using clock clk_i_c
```

ACE User Guide (UG070)

INFO: Virtualize IO: Serializing user-specified 64-bit output PortBus tx_data_valid_o using clock clk_i_c INFO: Virtualize IO: Serializing user-specified 64-bit output PortBus tx_ifg_delay_o using clock clk_i_c INFO: Virtualize IO: Serializing user-specified 512-bit input PortBus rx_data_i using clock clk_i_c INFO: Virtualize IO: Serializing user-specified 128-bit output PortBus pause_val_o using clock clk_i_c INFO: Virtualize IO: Serializing remaining 6 auto-selected input ports using clock clk_c INFO: Virtualize IO: Serializing remaining 13 auto-selected output ports using clock clk_c WARNING: Virtualize IO: Netlist pds had too many IOs to fit in the selected device. Merged and deleted 1280 of 1498 IO ports. Final number of ports is 227. This is for evaluation purposes only and will cause simulation mismatches.

Schematic View

Each of the available virtualization styles are illustrated below with schematic diagrams showing 4-bit busses of input pads and output pads. First shown is the input netlist before pad virtualization, followed by the output netlist for the stubout, serialize_dff, and serialize_lut styles.

Input Netlist

The following figure illustrates the input netlist for a 4-bit bus of input pads, and a 4-bit bus of output pads. The output pads have an output-enable driver.





Figure 94: Input and Output Pads

Output Netlist Styles

stubout

The following two schematics illustrate the output of IO virtualization when using the stubout style. Notice that none of the IPIN or OPIN instances remain. The new LUTs replacing the IPIN instances are all driven by constant zeros, and the new LUTs replacing the OPIN instances have unconnected outputs.









Figure 96: Stubout Style Output Pad


serialize_dff

The following two schematics illustrate the output of I/O virtualization using the serialize_dff style. Notice that the 4-bit IPIN and OPIN buses have been replaced by a single IPIN or OPIN instance. On the input side, the input pads were previously driving a bus of four DFFs. Those DFFs are now driven by the intermediate outputs of a 4-bit shift chain built

ACE User Guide (UG070)

from DFFs. On the output side, note that the 4-bit output DFF shift chain is driven by 4 2-to-1 MUXes. One input of the MUX comes from the flops originally driving the outputs, while the other input of each MUX is driven by the output of the previous stage of the shift chain. A new IPIN instance has been created to drive the select pin if these MUXes.









Figure 98: serialize_dff Style Output Pad

serialize lut

The following two schematics illustrate the output of IO virtualization using the serialize lut style. Notice that the 4-bit IPIN and OPIN buses have been replaced by a single IPIN or OPIN instance. On the input side, the input pads were previously driving a bus of four DFFs. Those DFFs are now driven by the intermediate outputs of a 4-bit shift chain built from LUTs. On the output side, note that the 4-bit output LUT shift chain is driven by 4 2-to-1 MUXes. One input of the MUX comes from the flops originally driving the outputs, while the other input of each MUX is driven by the output of the previous stage of the shift chain. A new IPIN instance has been created to drive the select pin if these MUXes.



4227391-06.2016.07.16






Figure 100: serialize_lut Style Output Pad

Accessing Help

ACE provides a number of ways to access help information, including context-sensitive help and a built-in copy of this user guide document.

Accessing Context-Sensitive Help

ACE provides brief context-sensitive help for most parts of the application. This contextual help typically contains a brief description of the View, Dialog, etc., followed by a list of hyperlinks to relevant sections within the ACE User Guide.

To cause the context-sensitive help to be shown, simply press the F1 key in Microsoft Windows, or Shift+F1 in Linux, and the contextual help will appear in a view on the right.

Below is an example of what appears when contextual help is opened while the Projects View (see page 144) has focus:




Figure 101: Context-Sensitive Help Example

Navigating Help Topics

Help topics (corresponding to sections within the ACE User Guide) can be browsed using the Help Window or Help View. Choosing which to use is a matter of preference; the Help View is displayed within the workbench like any other view, and is good for quick help lookups. The Help Window is (as the name implies) a separate window from the rest of ACE and can be individually maximized, thus allowing easier reading of larger quantities of content.

Using the Help Window

The Help window is a window separate from the workbench, used exclusively for browsing and searching help content. To open the window, select $Help \rightarrow Help$ Contents from the main menu. This action opens the help window with the Contents tab visible in the left frame, which shows the table of contents.

Caution!

There is currently a known bug (*Linux-only*) in the application frameworks underlying ACE that may cause view /editor tab movements to detach instead of docking when the Help Window is open. See the Troubleshooting (see page 509) section for more details, including several workarounds.

Navigating the Help Window

Table of Contents

- 1. In the left frame, select the 🗐 **Contents** tab.
- 2. Find the topic to be read in the table of contents by clicking to expand the subtopics, then click in the desired topic to have it displayed in the frame on the right.

- 3. Some topics provide links to additional related topics within (of after) their content. Click these links to learn more.
- 4. Use the \Leftrightarrow **Back** and \Rightarrow **Forward** buttons (above the right frame) to navigate back and forth among the recently viewed topics. These buttons behave the same way as in Web browsers.
- 5. Use the help home button (above the right frame) to return to the help home page in the 🗐 Contents.

Searching

To quickly locate topics on a particular subject in the documentation, enter a query in the **Search** field at the top of the window. Search results are displayed in the left frame on the **Search Results** tab. For more details, see Searching Help (see page 413).

Synchronizing

Clicking the show in Table of Contents button above the right frame selects that page's topic in the Contents tree in the left frame (useful when navigating search results when the tree may be out of sync). The Link with Contents button above the left frame in the Contents tab keeps the navigation tree synchronized to the current topic shown in the right frame.

Maximizing and Restoring Help Frames

The two main frames of the Help window can each be maximized to take up the entire window. To maximize a frame, click the **I Maximize** button in the frame toolbar, or double-click on any blank part of the frame's toolbar. To return the frame to its original size, click the **F Restore** button or double-click the toolbar again.

Using the Help View

The Help View provides the same features as the Help Window, but does it in a single View panel within the Workbench (see page 23) instead of in a separate window.

Searching Help

The help system includes a search engine that can run simple or complex queries on the documentation to help users find desired information. To search help:

- 1. From the main menu, select $Help \rightarrow Search$.
- 2. Type in the word or phrase to search for.
- 3. Click GO or press Enter. The list of results are displayed below in the left frame (within the Search Results tab).
- 4. To view the content of a topic in the list of results, click it.

Alternatively, searches can be initiated within the Help Window using the **Search** field at the top left of the window.

Refining the Search Results

Reducing the Scope of the Search

ACE users at sites licensed for both Speedcore and Speedster devices can narrow the **Scope** of the search by restricting search scopes to only the user guide(s) they prefer to use.

Changing the Appearance of the Search Results

Two buttons on the search results toolbar can be used to change the way results are displayed:

- The Show result categories button, when pressed, causes the results to be grouped by book (this action will only have a noticeable effect at sites licensed for both Speedcore and Speedster devices, i.e. when both ACE User Guides are available).
- The **Show result descriptions** button, when pressed, causes a brief description of each result to be shown.

Highlighting Search Terms

By default, when a search result is selected, the search terms used to find the document are highlighted in the document content. Clicking the *A* **Highlight Search Terms** toolbar button toggles this feature on and off. This button is available in both the help window and the help view; the state of this button is remembered in both views when displaying subsequent search results.

Search Query Syntax

Follow the following search expression rules for searching local help content:

- The following stop words are common English words which will be ignored (not searched for) if they appear in the search expression: a, and, are, as, at, be, but, by, in, into, is, it, no, not, of, on, or, s, such, t, that, the, their, then, there, these, they, to, was, will, with.
- The search engine ignores character case. For example: Workbench
 returns topics that contain 'workbench', 'Workbench', 'WorkBench', and 'WORKBENCH'.
- Unless otherwise stated, there is an implied AND between all search terms. In other words, topics that contain all the search terms will be returned. For example: verilog module

returns topics that contain the word 'verilog' and the word 'module', but does not return topics that contain only one of these words.

- Use OR before optional terms. For example: project OR implementation returns topics that contain the word 'project' or the word 'implementation' (or both).
- Use NOT before terms you want to exclude from search results. For example: verilog NOT module

returns topics that contain the word 'verilog' and do not contain the word 'module'.

Note The word NOT only works as a binary operator, e.g., 'NOT module' is an illegal search query by itself.

• Use ? for a single-character wildcard and * for a multi-character wildcard. For example: par?

returns topics that contain 'part' or 'park', but not 'participate'. On the other hand:

par*

returns topics that contain 'part', 'park', 'participate', 'pardon', and so on.

Note

The search engine does not accept terms with a wild card at first character position.

• Use double quotation marks around terms which should be treated as a phrase. For example: "creating projects"

returns topics that contain the entire phrase 'creating projects'. Topics where the words 'creating' and 'projects' are not consecutive are not returned.

• Punctuation acts as term delimiters. For example:

plugin.xml

returns hits on topics that contain 'plugin' and 'xml', which is likely broader than is typically desired. To find just those topics containing 'plugin.xml', use double quotes in the search, as in: "plugin.xml"

	Note
	The search engine automatically does "fuzzy" searches and word stemming. Entering create
	returns results including hits on topics that contain 'creates', 'creating', 'creator', and so on. To prevent the search engine from stemming a term, enclose the term in double quotation marks.


Importing and Exporting Preferences

Preference files can be both imported to and exported from ACE, allowing individual or group preferences to be shared or migrated from an existing version of ACE to a newer version when upgrading.

Import Preferences

The Import wizard can be used to import preferences from the file system into ACE. To import a preference file:

- 1. Select File | Import...
- 2. In the Import wizard select **Preferences** and click **Next**.



3. Click Browse... and locate the Preferences file on the file system.


O Import Preferences				o x
Import Preferences Import preferences fro	m the local file s	system.		
From <u>p</u> reference file:	C:\code\misc\p	orefs\my_ace_pre	efs.epf 🗸	B <u>r</u> owse
⊡ Import <u>a</u> ll				
type filter text				
Descrip <u>t</u> ion: Empty list. Note: Not all preferences support individual import.			× ×	
		<u>N</u> ext >	<u> </u>	Cancel

- 4. Click Import all to accept all of the preferences defined in the file.
- 5. Click Finish.

Export Preferences

The Export wizard can be used to export preferences from ACE to the file system. To export a preference file:

- 1. Select File | Export...
- 2. In the Export wizard select Preferences and click Next.



- 3. Click **Export all** to add all of the preferences to the file.
- 4. Click **Browse...** and locate the preferences file on the file system.

🖸 Export Preferences — 🗆 🗙				
Export Preferences Export preferences to the local file system.				
⊡ Export <u>a</u> ll				
type filter text				
Description				
Descrip <u>t</u> ion:				
Select All Deselect All				
To preference file: C:\code\misc\prefs\my_ace_prefs.epf ~ Browse				
< <u>B</u> ack <u>N</u> ext > <u>Finish</u> Cancel				

5. Click Finish

Chapter - 4: Tcl Command Reference

The Tcl commands supported by ACE are broken into three subsets in this document:

- The SDC Commands (see page 420), timing constraints which are also supported by upstream tools like Synplify, These commands go in the SDC project constraints files.
- The Interactive Timing Commands (see page 438), commands which are used to interact with the ACE STA timer. The commands are not constraints and can be used interactively in the ACE Tcl console.
- The ACE Tcl Commands (see page 444), which are unique to ACE

SDC Commands

The following are the Tcl commands which are used to define timing constraints in both ACE and upstream tools like Synplify.

all_clocks

all_clocks

Returns a collection of all clocks in the design.

Description

The all_clocks command will return a list of all of the clocks that have already been defined using either create_clock or create_generated_clock. It is often used in SDC files as an argument to commands that need a list of all of the clocks.

Example

To set all of the clocks to have the same setup timing uncertainty value, enter:

```
cmd> set_clock_uncertainty -setup .05 [all_clocks]
```

Also See

create_clock (see page 421) create_generated_clock (see page 423) get_clocks (see page 424) set_clock_uncertainty (see page 429)

all_inputs

all_inputs

Returns a collection of all input ports (ports marked "in" and "inout") at the top level of the design.

Description

The all_inputs command returns a list of all of the input ports in the design. It is sometimes used as a command line argument to other SDC commands when a list of all of the input ports are needed.

Example

To set all of the inputs to have the same minimum input delay from the same clock, enter:

```
cmd> set_input_delay -min .01 [all_inputs] -clock clk
```

Also See

set_input_delay (see page 434)

all_outputs

all_outputs

Returns a collection of all output ports (ports marked "out" and "inout") at the top level of the design.

Description

The all_outputs command returns a list of all of the output ports in the design. It is sometimes used as a command line argument to other SDC commands when a list of all of the output ports are needed.

Example

To set output delay constraint to all outputs with respect to the same clock, enter:

```
cmd> set_output_delay -min .01 [all_outputs] -clock clk
```

Also See

set_output_delay (see page 437)

create_clock

```
create_clock [<clock>] [-period <string>] [-name <string>] [-waveform <list>]
Define a clock
```

Argument	Optional	Description
[<clock>]</clock>		nets, ports or pins (as 'inst/pin')
[-period <string>]</string>		clock period in ns (required)
[-name <string>]</string>		alternate name
[-waveform <list>]</list>		list of edges for clock rise and fall timings in the period

Description

The create_clock command is the main SDC constraint input to static timing analysis. In its simplest form it can define a clock and its associated period. This definition is used by the timer to start timing paths. The timing paths will take one of four possible paths:

- Traverse from a create_clock statement, through the clock IPIN, through the clock tree to a source DFF/LRAM /BRAM clock pin, through the source device, through the whatever logic is between the source, to the capture logic or set_output_delay (see page 437) constraint.
- Traverse from the create_clock statement, through a set_input_delay (see page 434) constraint defined on a given port, through the path from that port to the DFF/LRAM/BRAM data input pin. These paths are often referred to as I /O timing paths, and specifically, input timing paths.
 - a. A create_clock statement can also be used strictly for IO timing, and not actually be placed and routed in the design. These are often refereed to as "virtual clocks".
- Sometimes a create_clock statement will be assigned to an input port that will traverse to a data input pin of a DFF. If this is done, the arrival time of the rising and falling edges will be separated in time by the definitions of the first asserted edge and deasserted edge of the clock.

Example

To define a clock on an input clock port and assign it a period of 2 ns, enter:

```
cmd> create_clock -period 2 [get_ports clock_in[0]]
```

To define a clock with a non-default (50/50) duty cycle, the create clock -waveform option can be used:

```
set clock_period 10
set clock_asserted_edge 0
set clock_deasserted_edge [expr $clock_period / 5]
create_clock -name my_clock_name -period $clock_period -waveform "$clock_asserted_edge
$clock_deasserted_edge" [get_ports my_clock_port_name]
```

To define a virtual clock you must use the -name option so that the clock name can be referenced by other SDC commands. Otherwise, the -name option is optional.

```
create_clock -name virtual_my_clock -period 10
```

The virtual_my_clock can then be used in IO timing constraints to define the arrival time of data at input ports based on a clock that will not have any design specific latency:

```
set_input_delay 1 -clock virtual_my_clock [get_ports i_user_data*]
```

Also See

create_generated_clock (see page 423) get_ports (see page 427) report_clock_properties (see page 442) report_clocks (see page 482) report_checks (see page 482) set_clock_latency (see page 428) set_clock_groups (see page 427) set_clock_uncertainty (see page 429) set input delay (see page 434)

set_output_delay (see page 437)

create_generated_clock

```
create_generated_clock <clock> [-source <string>] [-divide_by <int>] [-multiply_by
<int>] [-name <string>]
```

Define a generated clock

Argument	Optional	Description
<clock></clock>		nets or pins (as 'inst/pin')
[-source <string>]</string>		(required) net or pin
[-divide_by <int>]</int>		factor
[-multiply_by <int>]</int>		factor
[-name <string>]</string>		alternate name for the generated clock

Description

The create_generated_clock defines a clock which is applied to an output pin of an instance, internal to the design, or an output port of the design. This SDC command must follow a previously defined create_clock (see page 421) definition, of which the port used to define that create_clock (see page 421) statement would be used as the argument to the -source option. There must be a valid timing path between the source clock node and the generated clock node, so that latency between these two nodes can be calculated. A generated clock can have one of three characteristics of the source clock:

- 1. The same period as the source clock (-divide_by 1)
- 2. A period less than the source clock (-divide_by integer value greater than 1)
- 3. A period greater than the source clock (-multiply_by integer value greater than 1)

The generated clock will typically have a positive latency (delay) from the source clock as there is typically logic between the source clock and the generated clock. Therefore, the arrival time of a generated clock pin at a clock leaf node is calculated taking into account the latency from the source clock to the generated clock, plus the latency of the logic between the generated clock node and the generated clock leaf pin in the timing path. If frequency division is done (-divide_by/-multiply_by) than the deasserted edge and the second asserted edge of the generated clock's arrival times will be adjusted to the period calculated by the specified -multiply_by or -divide_by the respective values.

Example

To create a generated clock on an top level output port in a design, which is derived from a top level input port where the path is non-inverting and not divided, the following can be used:

```
create_generated_clock [get_ports o_user_clkout_001_003] -name out_clk -divide_by 1 -source
[get_ports i_user_clkin_001_003]
```

Also See

create_clock (see page 421)

get_ports (see page 427) report_clock_properties (see page 442) report_clocks (see page 482) report_checks (see page 441) set_clock_groups (see page 427) set_clock_latency (see page 428) set_clock_uncertainty (see page 429)

get_cells

get_cells pattern

Returns a collection of cells (instances) in the design. All cell names match the specified pattern. Wildcards may be used to select multiple cells at once.

Argument	Optional	Description	
pattern		The required <pattern> option is used to filter returned node names (string pattern is matched using Tcl string matching)</pattern>	

Description

The get_cells command can be use in conjunction with other SDC commands when those commands need a list of cell instance names as input. It accepts the use of the "*" wildcard will return a list of all cell instance names that match.

Example

To get all cell instances with the string "reg" in their name, enter;

```
get_cells *reg*
```

The output of the [get cells] command can be passed to other commands, such as [set multicycle path]:

```
set_multicycle_path -from [get_cells top.*my_module.module_reg*] -setup -end 2
```

Also See

set_multicycle_path (see page 436)

set_false_path (see page 433)

get_clocks

get_clocks patterns [-nocase]

Returns a collection of clocks in the design. All clock names in the collection match the specified pattern. Wildcards may be used to select multiple clocks at once.

Argument	Optional	Description	
patterns		The required <patterns> option is used to filter returned node names (string patterns are matched using Tcl string matching)</patterns>	

[- nocase]	The optional -nocase option specifies the matching of node names to the patterns should be case- insensitive

Description

The get_clocks command can be used after the create_clock (see page 421) command is used to define clocks. Additionally, if the create_generated_clock (see page 423) command is used, the get_clocks command will include them as well. The get_clocks command is used to get a sub-set of what would be returned by the all_clocks (see page 420) command. Typically, this command is used in conjunction with other SDC commands when a specific clock or specific group of clocks is needed as a command line argument.

Example

To get all of the clocks with the string "in" in their name, enter:

```
get_clocks *in*
```

To define clock to clock relationships, such as an asynchronous relationships between two clocks the following can be done:

set_clock_groups -asynchronous -group [get_clocks system_clock] -group [get_clocks test_clk]

Also See

create_clock (see page 421) create_generated_clock (see page 423) report_clock_properties (see page 442) report_clocks (see page 482) set_clock_groups (see page 427) set_clock_latency (see page 428) set_clock_uncertainty (see page 429)

get_nets

get_nets pattern

Returns a collection of nets in the design. All net names in the collection match the specified pattern. Wildcards may be used to select multiple nets at once.

Argument	Optional	Description
pattern		The required <pattern> option is used to filter returned node names (string pattern is matched using Tcl string matching)</pattern>

Description

The get_nets command can be use in conjunction with other SDC commands when those commands need a list of net names as input. It accepts the use of the "*" wildcard will return a list of all net names that match.

Example

To get all nets that have a name containing the string "data" and ending with "[0]", enter:

```
get_nets *data*[0]
```

To define a false path through a net the following command style can be used:

```
set_multicycle_path 2 -setup -through [get_nets *reset_sync_n] -to [get_clocks sys_clk]
```

Also See

```
create_generated_clock (see page 423)
```

get_clocks (see page 424)

```
set_false_path (see page 433)
```

```
set_multicycle_path (see page 436)
```

get_pins

get_pins pattern

Returns a collection of pins in the design. All pin names match the specified pattern. Wildcards may be used to select multiple pins at once.

Argument	Optional	Description
pattern		The required <pattern> option is used to filter returned node names (string pattern is matched using Tcl string matching)</pattern>

Description

The get_pins command can be use in conjunction with other SDC commands when those commands need a list of cell instance pin names as input. It accepts the use of the "*" wildcard will return a list of all net names that match.

Example

In order to define a pin as an argument to another SDC command such as [create_generated_clock], you can do the following, where the pin "clk_out" of the CLKDIV instance "sub-module top.first_sub_module.second_sub_module" is the location of the generated clock:

create_generated_clock -divide_by 2 [get_pins top.first_sub_module.second_sub_module/clk_out]

Likewise, the same method can be used for any SDC command that takes a pin argument:

```
set_multicycle_path -from [get_pins top.first_sub_module/*reg*/q] -to [get_pins top.
second_sub_module/*reg*/d] -setup 4
```

Also See

create_generated_clock (see page 423)

set_false_path (see page 433) set_multicycle_path (see page 436)

get_ports

get_ports pattern

Returns a collection of ports (design inputs and outputs) in the design. All port names match the specified pattern. Wildcards may be used to select multiple ports at once.

Argument	Optional	Description	
pattern		The required <pattern> option is used to filter returned node names (string pattern is matched using Tcl string matching)</pattern>	

Description

The get_ports command can be use in conjunction with other SDC commands when those commands need a list of top level port names as input. It accepts the use of the "*" wildcard will return a list of all ports names that match.

Example

To get all ports with the string "[0]" in their name, enter:

```
get_ports *[0]*
```

This command can also be used in an argument of other SDC commands that take a port and input. One of the most common is in the definition of a clock as it comes into the design:

```
create_clock -period 0.9 [get_ports {sys_clk}]
```

Also See

```
create_clock (see page 421)
```

create_generated_clock (see page 423)

set_false_path (see page 433)

```
set_input_delay (see page 434)
```

set_multicycle_path (see page 436)

set_output_delay (see page 437)

set_clock_groups

set_clock_groups [-name <string>] [-group <list>] [-asynchronous]

Define clock groups. With one -group, the clocks in that group have a false_path from/to all other clocks. With multiple group options, the clocks in each group have a false_path from/to the clocks in the other groups. The groups have no meaning outside this command.

Argument	Optional	Description
[-name <string>]</string>		Name of clock group

ACE User Guide (UG070)

Argument	Optional	Description
[-group <list>]</list>		set of clocks
[-asynchronous]		clocks are unrelated (default)

Description

The set_clock_groups command is defined in the SDC files after the create_clock (see page 421) and create_generated_clock (see page 423) statements have been defined. This command can be used to quickly define asynchronous relationships between clocks. This methodology replaced the older set_false_path (see page 433) based STA/SDC description methodology and is more efficient to write the SDC as well as enabling the timer to be more efficient.

Example

To assume a design has clocks system_clock and test_clk are asynchronous to all other clocks, enter:

```
set_clock_groups -asynchronous -group [get_clocks system_clock] -group [get_clocks test_clk]
```

This command specifies that A1 and B are unrelated to C. For instance, a path between A2 and C will not be timed. A path between A1 and A2, on the other hand, will be timed (unless there are other commands specifying a false path between them).

set_clock_groups -asynchronous -group [get_clocks {A B} -group [get_clocks C]

Also See

create_clock (see page 421)

create_generated_clock (see page 423)

get_clocks (see page 424)

report_checks (see page 441)

set_false_path (see page 433)

set_clock_latency

set_clock_latency delay port_pin_list [-clock <string>] [-rise] [-fall] [-min] [-max] [late] [-early] [-source]

Set latency of clock network

Argument	Optional	Description
delay		delay_value
port_pin_list		port_pin_list (one or more ports)
[-clock <string>]</string>		clock list

Argument	Optional	Description
[-rise]		rise
[-fall]		fall
[-min]		min
[-max]		max
[-late]		late
[-early]		early
[-source]		source

Description

The set_clock_latency command is used to describe the arrival time of a clock at the top level port where it is defined using the create_clock (see page 421) command. The off-design latency of the clock will modify the timing of the IO logic. The impact of this can be seen in report_checks (see page 441) reports of IO timing where it will be reflected on both the reference clock path as well as the input data arrival times. It is common for there to be more than one set_clock_latency definitions for each clock in order to model the off design latency of the clock for both edges of the clock as well as the early and late arrival times of the clock. Care should be taken to ensure that early and late arrival times, which model the range of arrival times that can occur due to off design events such as crosstalk or varying paths to the clock input port, are not replicated (double counted) in the use of the set_clock_uncertainty (see page 429) command.

Example

In order to define off chip clock latency, which will impact clock to IO and clock to other clock timing, use the following command, for "late" arriving clock edges at the port where the acx_sc_i_user_clkin_000_001[0]_1 clock is defined:

```
set_clock_latency -source -late -rise 0.169006 [get_clocks acx_sc_i_user_clkin_000_001[0]_1]
```

Also See

create_clock (see page 421) get_clocks (see page 424) report_clock_properties (see page 442) report_clocks (see page 482) report_checks (see page 441) set_clock_uncertainty (see page 429)

set_clock_uncertainty

```
set_clock_uncertainty <uncertainty> [<objects>] [-from <string>] [-to <string>] [-setup]
[-hold]
```

Set uncertainty of clock network

ACE User Guide (UG070)

Argument	Optional	Description
<uncertainty></uncertainty>		clock uncertainty in ns
[<objects>]</objects>		one or more clocks, ports, or pins
[-from <string>]</string>		source clock
[-to <string>]</string>		destination clock
[-setup]		uncertainty applies to setup check
[-hold]		uncertainty applies to hold check

Description

The set clock_uncertainty command is generally used to model off design PLL jitter. This jitter is typically defined as "cycle to cycle" jitter, meaning that for one asserted edge to the next asserted edge there is some amount of +/-"uncertainty" in the arrival time of the second asserted edge. This uncertainty is used to shorten (-) the clock insertion delay to a capture device in setup paths, and to increase the clock insertion delay to a capture device in hold timing paths. Since setup timing is typically measured from the first asserted edge to the next asserted edge, this PLL jitter based clock uncertainty is directly applicable. However, typically hold timing is done with respect to the same clock edge. Therefore, the set clock uncertainty command has both -setup and -hold options to enable the user to use different constraint values as the -hold value is not modeling PLL jitter, but instead can be used to add general timing guard band, which is typically referred to as modeling "known unknowns" as well as "unknown unknowns". The values of these constraints work in conjunction with the values defined in both create clock (see page 421)'s definitions, as well as set clock latency (see page 428) values. Can should be taken to ensure that uncertainty defined in those other constraint commands are not duplicated in the set clock uncertainty command. The effects that set clock uncertainty has on timing is global. All timing paths, both core and IO, will be impacted by this constraint and will be visible in the report_checks (see page 441) reports in the capture or "reference" clock timing path on the "clock uncertainty" line. For setup paths, the value will be subtracted from the clock arrival time, and for hold timing the value will be added to the clock arrival time.

Example

To model PLL cycle to cycle jitter specification of 0.02nS for all of the clocks, the following command can be used:

```
set_clock_uncertainty -setup .02 [all_clocks]
```

To define extra hold timing guard band the following command can be used:

```
set_clock_uncertainty -hold .005 [all_clocks]
```

Also See

```
all_clocks (see page 420)
create_clock (see page 421)
create_generated_clock (see page 423)
```

report_clock_properties (see page 442) report_clocks (see page 482) report_checks (see page 441) set clock latency (see page 428)

set_data_check

set_data_check value [-clock <string>] [-setup] [-hold] [-from <string>] [-to <string>]
Set data-to-data check values of setup and hold

Argument	Optional	Description
value		check value
[-clock <string>]</string>		clock
[-setup]		setup
[-hold]		hold
[-from <string>]</string>		from_list (one or more clocks)
[-to <string>]</string>		to_list (one or more clocks)

Description

The set_data_check command can be used to add timing constraint between two data signals arriving to different pins /ports. This added timing constraint is analogous to the standard setup/hold timing constraints between a clock and data modeled for a DFF/LRAM/BRAM, but in this case the -from related pins is defined as the reference or clock pin, and the -to related pin is the data pin. The command supports unique -setup and -hold values, but if neither -setup or -hold options are used, the values are applied only to setup. Often this command is used to define "data skew" which is typically defined as a +/- delta between data bus arrival times. Therefore, both the -setup and -hold options must be used, in different command instantiations, to define one data bit in a bus as the reference to N number of other data bits. Both the -from pin and the -to pin must be singular. For a bus that is 16 bits wide, there needs to be 15 constraints.

The -from and -to nodes defined in these commands must have existing valid timing paths to them for the set_data_check command to function. Therefore, if these constraints are applied to output ports, there must also be a set_output_delay (see page 437) constraint applied to them. Additionally, if both -setup and -hold data checks are to be performed, there must be both -min and -max set_output_delay (see page 437) constraints define.

Example

In order to constrain the delay between two or more data pins, such as a "data skew" constraint, the following command can be used. This will define both a setup and hold timing relationship between the reference_pin_name and all of the the other_pin_names.

set_data_check -from [get_pins top.sub-module.instance1/reference_pin_name] -to [get_pins top. sub-module.instance1/another_pin_name] .1

If more than one clock can drive a signal to the -from related pin, than the command can be made more specific by using the -clock options

```
set_data_check -from [get_pins top.sub-module.instance1/pin_name] -to [get_pins top.sub-module.
instance1/another_pin_name] .1 -clock [get_clocks my_clock]
```

To model a data skew constraint, a Tcl loop such as this can be used:

```
set first_port 0
set plus_minus_constraint 0.05
foreach port_name [get_ports dout_gpio[*]] {
    if { $first_port == 0 } {incr first_port;set reference_port $port_name;continue}
    set_data_check -from $reference_port -to $port_name $plus_minus_constraint -hold
    set_data_check -from $reference_port -to $port_name $plus_minus_constraint -setup
}
```

Also See

get_pins (see page 426) get_clocks (see page 424) report_checks (see page 441) set output delay (see page 437)

set_disable_timing

set_disable_timing <objects> [-from <string>] [-to <string>]

Disable timing arcs in a circuit

Argument	Optional	Description
<objects></objects>		one or more instances, ports, or pins
[-from <string>]</string>		input pin name of instance <object></object>
[-to <string>]</string>		output pin name of instance <object></object>

Description

The set_disable_timing command is typically used to disable an existing timing arc. This is somewhat analogous to set_false_path (see page 433), but with a much more limited scope. The set_disable_timing command requires a -from and a -to option to be used together, to bound the scope of it's effect. Often, this command is used to break timing loops from an input pin to an output pins of the same cell instance. The pin names used in the -from and -to options must be just the pin name, as found in the cell library.

Example

In order to break all of the timing arcs for an instance (top.sub-module.instance1), the following command can be used:

set_disable_timing [get_cells top.sub-module.instance1]

To break a given timing arc between two pins of a given cell instance, the following can be done:

432______vww.achronix.com_____v8.1.1

set_disable_timing -from input_pin_name -to input_pin_name [get_cells top.sub-module.instance]]

Also See

get_cells (see page 424) set_false_path (see page 433)

set_false_path

set_false_path [-from <list>] [-to <list>] [-through <list>]
Define a false path exception (this declares that the clocks are unrelated)

Argument Optional		Description
[-from <list>]</list>		from_list (one or more clocks)
[-to <list>]</list>		to_list (one or more clocks)
[-through <list>]</list>		through_list (one or more clocks)

Description

The set_false_path command is used to create "timing exception" to the general STA paradigm that all timing paths are analyzed as a one cycle setup and zero cycle hold timing path. Another timing exception syntax is set_multicycle_path (see page 436) and the user must be sure if a path is truly never used, or if it is a multicycle path. Timing paths that are analyzed by STA, but found to not be valid for whatever reason can be removed from the analysis by using the set_false_path statement. This command has several options, and can define very wide ranging paths so care should always be taken to limit the scope of the these commands in order to ensure that only the paths known to be false are effected by these commands. To enable users to focus these statements on a finite number of paths there is syntax to define the path start point (-from), path intermediate points (-through) as well as path end points (-to). It is advisable to be as explicit int he timing path definition as possible to ensure that real or valid timing paths are not being suppressed. Often the process of defining timing exceptions is like "pealing an onion". The timing typically only shows the "worst case path", so as you eliminate that path, the next worst paths becomes the worst case path. Therefore, the most effective timing exceptions are typically constructed after all of the timing paths have been validated and all of the resulting exceptions combined to minimize the number of exceptions.

The definition of the path can be very narrow or very broad depending on how it is constructed. Each statement can contain only one -from and one -to statement, but each of them can reference many "from" nodes and many "to" nodes. If there are more than one node for these, all combinations apply. All "from" nodes are applied to all "to" nodes. Additionally, the -through option can have multiple nodes defined in it. each of the -through nodes apply independently so if a path goes through any of the matching nodes it applies. However, multiple -through statement can be used in series with each other. They are order dependent, so '-through a' and '-through b' implies that the path must first go through "a" and then go through "b". If the '-through' command has multiple nodes in it, than that one statement is define as an 'OR'; '-through a -through "b c" -through d' implies that the path must go through "a" and then go through either "b" or "c", and then go through "d".

Example

In order to remove a timing path between an "instance/clock_pin_name" to an "instance/input_pin" from being analyzed by the timer, the following command can be used:

set_false_path -from [get_pins top.module1.reg_instance_name/clock_pin_name] -through [get_nets some_applicable_net] -to [get_pins top.module2.instance_name/input_pin_name]

In order to remove all timing from a given timing node such as an input port, the following can be done:

set_false_path -from [get_ports my_port_which_I_do_not_want_to_time]

A false path can also be define -through a net, as well as instances and pins:

set_false_path -through [get_nets my_net_of_interest_name]

Also See

get_pins (see page 426) get_ports (see page 427) get_nets (see page 425) set_multicycle_path (see page 436)

set_input_delay

set_input_delay delay port_pin_list [-clock <string>] [-rise] [-fall] [-max] [-min] [add_delay] [-clock_fall]

Specify an input delay constraint or clock

Argument	Optional	Description
delay		delay_value
port_pin_list		port_pin_list (one or more ports)
[-clock <string>]</string>		clock_name
[-rise]		rise
[-fall]		fall
[-max]		max
[-min]		min
[-add_delay]		add delay
[-clock_fall]		delay with reference to falling edge of clock

Description

The set_input_delay, as well as the set_output_delay (see page 437) command, is fundamental to validating the correctness of a design's timing. It is defined after the clocks are define and it references the related clock using the -

clock option. Typically, there will be four (4) definitions of set_input_delay for each data/clock combination, at each timing corner. The arrival time of the data at its design input port is relative to this clock's arrival time. Therefore, the set_clock_latency (see page 428) constraint will impact the arrival time of data related to that clock. The value of the set_input_delay constraint is used in the timing path which receives the data signal. This value can be seen in a report_checks (see page 441) report in the data path section under "input external delay".

Example

In order to constrain a design's input port, an arrival time for a signal at the input port, relative to the asserted edge of a specified clock, for both min and max data path timing, as well as having different values for rise and fall edges, can be defined using this command:

```
set_input_delay .1 -rise -max -clock [get_clocks my_clock_name] [get_ports my_input_port_name]
set_input_delay .13 -fall -max -clock [get_clocks my_clock_name] [get_ports my_input_port_name]
set_input_delay .05 -rise -min -clock [get_clocks my_clock_name] [get_ports my_input_port_name]
set_input_delay .055 -fall -min -clock [get_clocks my_clock_name] [get_ports my_input_port_name]
```

Also See

```
create_clock (see page 421)
get_clocks (see page 424)
get_ports (see page 427)
report_checks (see page 441)
set_clock_latency (see page 428)
set_output_delay (see page 437)
```

set_max_delay

set_max_delay delay [-from <list>] [-to <list>] [-through <list>]
Set a maximum delay for a path

Argument	Optional	Description
delay		delay
[-from <list>]</list>		from_list (one or more clocks)
[-to <list>]</list>		to_list (one or more clocks)
[-through <list>]</list>		through_list (one or more clocks)

set_min_delay

set_min_delay delay [-from <list>] [-to <list>] [-through <list>]
Set a minimum delay for a path

	Argument	Optional	Description
de	lay		delay

Argument	Optional	Description
[-from <list>]</list>		from_list (one or more clocks)
[-to <list>]</list>		to_list (one or more clocks)
[-through <list>]</list>		through_list (one or more clocks)

set_multicycle_path

set_multicycle_path multiplier [-setup] [-hold] [-start] [-end] [-from <list>] [-to
<list>] [-through <list>]

Define multicycle path

Argument	Optional	Description
multiplier		multiplier
[-setup]		setup
[-hold]		hold
[-start]		start
[-end]		end
[-from <list>]</list>		from_list (one or more clocks)
[-to <list>]</list>		to_list (one or more clocks)
[-through <list>]</list>		through_list (one or more clocks)

Description

The set_multicycle_path command is used to create "timing exception" to the general STA paradigm that all timing paths are analyzed as a one cycle setup and zero cycle hold timing path. Another timing exception syntax is set_false_path and the user must be sure if a path is truly used but in more than one cycle, or never used. Timing paths that are analyzed by STA, but found to not be only valid on more than one cycle, for whatever reason, can have it's analysis adjusted by using the set_multicycle_path statement. This command has several options, and can define very wide ranging paths so care should always be taken to limit the scope of the these commands in order to ensure that only the paths known to be false are effected by these commands. To enable users to focus these statements on a finite number of paths there is syntax to define the path start point (-from), path intermediate points (-through) as well as path end points (-to). It is advisable to be as explicit int he timing path definition as possible to ensure that real or valid timing paths are not being suppressed. Often the process of defining timing exceptions is like "pealing an onion". The timing typically only shows the "worst case path", so as you eliminate that path, the next worst paths becomes the worst case path. Therefore, the most effective timing exceptions are typically constructed after all of the timing paths have been validated and all of the resulting exceptions combined to minimize the number of exceptions.

The definition of the path can be very narrow or very broad depending on how it is constructed. Each statement can contain only one -from and one -to statement, but each of them can reference many "from" nodes and many "to" nodes. If

there are more than one node for these, all combinations apply. All "from" nodes are applied to all "to" nodes. Additionally, the -through option can have multiple nodes defined in it. each of the -through nodes apply independently so if a path goes through any of the matching nodes it applies. However, multiple -through statement can be used in series with each other. They are order dependent, so '-through a' and '-through b' implies that the path must first go through "a" and then go through "b". If the '-through' command has multiple nodes in it, than that one statement is define as an 'OR'; 'through a -through "b c" -through d' implies that the path must go through "a" and then go through either "b" or "c", and then go through "d".

Example

To change the default STA one cycle timing paradigm for a all paths between two DFFs, to being a two cycle path, the following can be done:

```
set_multicycle_path 2 -from [get_pins top.sub_module_name.register_name/ck] -to [get_pins top.
some_module_name.some_register_name/q] -setup
```

In is important to understand, that the changing of the default one cycle path for setup, usually requires a modification from the default zero (0) cycle hold timing constraint (but not always). In this case, the hold timing is changed to be a one (1) cycle hold check:

```
set_multicycle_path 1 -from [get_pins top.sub_module_name.register_name/ck] -to [get_pins top.
some_module_name.some_register_name/q] -hold
```

Also See

get_pins (see page 426)

set_output_delay

```
set_output_delay delay port_pin_list [-clock <string>] [-rise] [-fall] [-max] [-min] [-
add_delay] [-clock_fall]
```

Specify an output delay constraint or clock

Argument	Optional	Description
delay		delay_value
port_pin_list		port_pin_list (one or more ports)
[-clock <string>]</string>		clock_name
[-rise]		rise
[-fall]		fall
[-max]		max
[-min]		min
[-add_delay]		add delay

Argument	Optional	Description
[-clock_fall]		delay with reference to falling edge of clock

Description

The set_output_delay, as well as the set_input_delay (see page 434) command, is fundamental to validating the correctness of a design's timing. It is defined after the clocks are define and it references the related clock using the - clock option. Typically, there will be four (4) definitions of set_output_delay for each data/clock combination, at each timing corner. The required time of the data at its design output port is relative to this clock's arrival time. Therefore, the set_clock_latency (see page 428) constraint will impact the required time of data related to that clock. The value of the set_output_delay constraint is used in the timing path which drives the output data signal. This value can be seen in a report_checks (see page 441) report in the data path section under "output external delay".

Example

In order to constrain a design's output port, a required time for a signal at the output port, relative to the asserted edge of a specified clock, can be defined using this command:

```
set_output_delay .1 -rise -max -clock [get_clocks my_clock_name] [get_ports my_output_port_name]
set_output_delay .13 -fall -max -clock [get_clocks my_clock_name] [get_ports
my_output_port_name]
set_output_delay .05 -rise -min -clock [get_clocks my_clock_name] [get_ports
my_output_port_name]
set_output_delay .055 -fall -min -clock [get_clocks my_clock_name] [get_ports
my_output_port_name]
```

Also See

get_ports (see page 427) get_clocks (see page 424) report_checks (see page 441) set_clock_latency (see page 428) set_output_delay (see page 437)

Interactive Timing Commands

These commands are used to query the ACE Static Timing Analyzer (STA) interactively, from the ACE command prompt. To use these commands, interactive timer mode must be enabled by calling prepare_sta (see page 440). To exit interactive timer mode, call reset_sta (see page 443). While in interactive timer mode, regular ACE commands remain available, but the placement and routing of the design should not be changed.

check_setup

The check_setup command performs sanity checks on the design. Individual checks can be performed with the keywords. If no check keywords are specified all checks are performed.

Command Syntax

check_setup [-verbose] [-unconstrained_endpoints] [-multiple_clock] [-no_clock] [no_input_delay] [-no_output_delay] [-loops] [-generated_clocks]

Table 127: Command-line Options for check_setup

Argument	Optional	Description
-verbose		Show offending objects rather than just error counts.
-unconstrained_endpoints	Ø	Check path endpoints for timing constraints (timing check or set_output_delay).
-multiple_clock		Check register/latch clock pins for multiple clocks.
-no_clock		Check register/latch clock pins for a clock.
-no_input_delay	v	Check for inputs that do not have a set_input_delay command.
-no_output_delay	Ø	Check for outputs that do not have a set_output_delay command.
-loops	Ø	Check for combinational logic loops.
-generated_clocks	Ø	Check that generated clock source pins have been defined as clocks.
> filename	Ø	Write output to file.
>> filename	Ø	Append output to file.

Example

To check the effectiveness of the timing constraint to fully constrain all of the design's timing endpoints, the check_setup command can be run after [run_prepare]:

The following generates standard output summarizing any checks that violate:

check_setup

The following reports only a summary of the "unconstrained endpoints":

www.achronix.com

check_setup -unconstrained_endpoints

The following will create an "check_setup.rpt" file, and will indicate all of the information available for each violations:

```
check_setup -unconstrained_endpoints -verbose > check_setup.rpt
check_setup -multiple_clock -verbose >> check_setup.rpt
check_setup -no_clock -verbose >> check_setup.rpt
check_setup -no_input_delay -verbose >> check_setup.rpt
check_setup -no_output_delay -verbose >> check_setup.rpt
check_setup -loops -verbose >> check_setup.rpt
check_setup -generated_clocks -verbose >> check_setup.rpt
```

prepare_sta

The prepare_sta command prepares the ACE Static Timing Analyzer (STA) for interactive use. This step is required before other interactive timer commands can be used. Typically, prepare_sta is only used after place and route. If the netlist, or the placement or routing, is modified, this command must be run again before interactive timing commands are used.

```
Command Syntax
prepare_sta (-slowc | -fastc) [-unconstrained]
```

Table 128: Command-line Options for prepare_sta

Argument	Optional	Description
-slowc	†	Use delays for the slow timing corner. This option is often used for verifying setup time requirements.
-fastc	†	Use delays for the fast timing corner. This option is often used for verifying hold time requirements.
- unconstrained		Enable reporting of unconstrained paths.
Table Note † Exactly one timing corner must be specified.		

Example

To change the Tcl interface to be in STA interactive mode to analyze the slow timing arcs, enter the following from the ACE Tcl window, while in the ACE Tcl interface mode:

prepare_sta -slowc

When ACE is in STA "slowc" mode, to look at the fast timing arcs, enter the following:

```
reset_sta
prepare_sta -fastc
```

report_checks

The report_checks command reports the timing results for paths in the design.

Command Syntax

```
report_checks [-from <list>] [-to <list>] [-rise_to <list>] [-fall_to <list>] [-path_delay <min,
max>] [-group_count <int>] [-endpoint_count <int>] [-through <list>] [-rise_through <list>] [-
fall_through <list>] [-slack_max <float>] [-slack_min <float>] [-sort_by_slack <string>] [-
path_group <list>] [-format <end,full,short,summary>] [-fields <list: input_pins,nets] [-digits
<int>] [-no_line_split]
```

Table 129: Command-line Options for report_checks

Argument	Optional	Description
-from <list></list>	Ø	Report only paths starting at the specified objects: clocks, instances, ports, or pins.
-to <list></list>		Report only paths ending at the specified objects: clocks, instances, ports, or pins.
-rise_to <list></list>	v	Report only paths ending rising edge at the specified objects: clocks, instances, ports, or pins.
-fall_to <list></list>	v	Report only paths ending falling edge at the specified objects: clocks, instances, ports, or pins.
-path_delay <min,max></min,max>	v	The type of timing analysis. Currently only \max (for setup analysis) and \min (for hold time analysis) are supported. The default is \max .
-group_count <int></int>	v	The maximum number of paths to report, per clock group.
-endpoint_count <int></int>	v	The number of paths to report per endpoint (default 1).
-through <list></list>	v	Report only paths through the specified objects: instances, pins, or nets.
-rise_through <list></list>	•	Report only paths through a rising edge at the specified objects: instances, pins, or nets.
-fall_through <list></list>		Report only paths through a falling edge at the specified objects: instances, pins, or nets.

Argument	Optional	Description
-slack_max <float></float>		Report only paths with slack less than this number.
-slack_min <float></float>		Report only paths with slack larger than this number.
-sort_by_slack <string></string>	Ø	Specifies sort order by timing "slack".
-path_group <list></list>		Report only paths in these groups.
-format <type></type>		Specifies which format to report for each path. [end, full, short, summary]
-fields	Ø	Report extra fields to the path report: List of input_pins nets
-digits <int></int>		Number of digits to print after the decimal point.
-no_line_split	•	Do not break long lines.
> filename	0	Write output to file.
>> filename		Append output to file.

report_clock_properties

The report_clock_properties command reports the clock defined for the timer in the design.

Command Syntax	
report_clock_properties	
·	

Table 130: Command-line Options for report_clock_properties

Argument	Optional	Description
> filename		Write output to file.
>> filename		Append output to file.

Example

reset_sta

The reset_sta command exits interactive timer mode. This command should be used before changing placement or routing, otherwise the STA might use stale data.

Command Syntax

reset_sta

Example

When in ACE interactive timing mode (slowc or fastc), to run non-timing related commands, enter the following:

cmd> reset_sta

To switch from interactive timing mode (slowc) to (fastc), enter the following:

reset_sta prepare_sta -fastc

ACE Tcl Commands

The following commands are used only within ACE. These are not available within Synplify, etc.

add_project_constraints

add_project_constraints <file> [-project <string>] [-corner <string>] [-temperature
<string>] [-voltage <string>]

This command adds a link to an SDC, PDC, or TCL constraint file to a project.

Argument	Optional	Description
<file></file>		The required <file> argument is used to specify the file path to the SDC, PDC, or TCL constraint file.</file>
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) for the SDC constraint file to be added to.</projectname>
[-corner <string>]</string>		The optional -corner <corner> option is used to mark an SDC constraints file (containing only delays) as being applicable only to the given process corner. Valid values are "fast" and "slow"</corner>
[- temperature <string>]</string>		The optional -temperature <temp> option is used to mark an SDC constraints file (containing only delays) as being applicable only to the given temperature corner. Valid values are device-specific and must match a value from the junction_temperature impl option list.</temp>
[-voltage <string>]</string>		The optional -voltage <v> option is used to mark an SDC constraints file (containing only delays) as being applicable only to the given core voltage corner. Valid values are device-specific and must match a value from the core_voltage impl option list.</v>

After a project has been created, you can point to a constraint file (SDC or PDC) using the following command. In this example, there is an existing file located ../constraints/top.sdc:

```
add_project_constraints -project [get_active_project] "../constraints/top.sdc"
```

add_project_ip

add_project_ip <file> [-project <string>]

This command adds a link to an IP settings file to a project.

Argument	Optional	Description
<file></file>		The required <file> argument is used to specify the file path to the IP settings file.</file>
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) for the IP settings file to be added to.</projectname>

add_project_netlist

add_project_netlist <file> [-project <string>]

This command adds a link to a verilog netlist file to a project.

Argument	Optional	Description
<file></file>		The required <file> argument is used to specify the file path to the verilog netlist.</file>
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) for the verilog netlist to be added to.</projectname>

add_region_find_insts

```
add_region_find_insts <region> <find_command> [-flops_only] [-clocks_only] [-
include_constants] [-batch] [-verbose]
```

Add user design instances to	placement region constraint	using a find command

Argument	Optional	Description
<region></region>		Name of the region
<find_command></find_command>		Find command used to get list of user design instances
[-flops_only]		When adding instances, filter out all instances except flops
[-clocks_only]		When adding instances, filter out all instances with no connected clock
[- include_constants]		When adding instances, do not filter out power/ground constants
[-batch]		Postpone application of this constraint until apply_placement is called (this avoids frequent GUI updates). This option is only relevant if you manually apply placement constraints after the design has been prepared.
[-verbose]		Print additional debug messages.

add_region_insts

add_region_insts <region> <insts> [-flops_only] [-clocks_only] [-include_constants] [batch] [-verbose]

Add user design instances to a placement region constraint

Argument	Optional	Description
<region></region>		Name of the region
<insts></insts>		List of user design instances
[-flops_only]		When adding instances, filter out all instances except flops
[-clocks_only]		When adding instances, filter out all instances with no connected clock
[- include_constants]		When adding instances, do not filter out power/ground constants
[-batch]		Postpone application of this constraint until apply_placement is called (this avoids frequent GUI updates). This option is only relevant if you manually apply placement constraints after the design has been prepared.
[-verbose]		Print additional debug messages.

apply_highlights

apply_highlights [-insts] [-nets] [-paths]

This command updates the GUI with highlighting information on the present design.

Argument	Optional	Description
[-insts]		Update highlighting of all instances in the design
[-nets]		Update highlighting of all nets in the design
[-paths]		Update highlighting of all paths in the design

apply_placement

apply_placement [-defparams]

Apply batch pre-placement commands

Argument	Optional	Description
[- defparams]		The optional -defparams option specifies whether placement should be applied from defparams or from batch placement commands.

check_project_status

check_project_status

This command checks if any project source files have changed since running the prepare flow step on the active implementation. If the source files are consistent, no message is printed. Otherwise, warnings are printed for each out of sync file.

clear_arcs

clear_arcs [-id <int>]

This command allows you to clear a custom arc or all the arcs on the GUI's Floorplanner view.

Argument	Optional	Description
[-id <int>]</int>		The optional -id <id> option specifies a unique id for a single arc to clear. If this option is not used, all arcs will be cleared.</id>

clear_drawing

clear_drawing

This command clears the current custom drawing on the GUI's Floorplanner view.

clear_flow

clear_flow

This command clears user design DB and the completion status of all flow steps.

clear_lines

clear_lines [-id <int>]

This command allows you to clear a custom line or all the lines on the GUI's Floorplanner view.

Argument	Optional	Description	
[-id <int>]</int>		The optional -id <id> option specifies a unique id for a single line to clear. If this option is not used, all lines will be cleared.</id>	

clear_ovals

clear_ovals [-id <int>]

This command allows you to clear a custom oval or all the ovals on the GUI's Floorplanner view.

Argument	Optional	Description
[-id <int>]</int>		The optional -id <id> option specifies a unique id for a single oval to clear. If this option is not used, all ovals will be cleared.</id>

clear_polygons

```
clear_polygons [-id <int>]
```

This command allows you to clear a custom polygon or all the polygons on the GUI's Floorplanner view.

Argument	Optional	Description
[-id <int>]</int>		The optional -id <id> option specifies a unique id for a single polygon to clear. If this option is not used, all polygons will be cleared.</id>

clear_rectangles

clear_rectangles [-id <int>]

This command allows you to clear a custom rectangle or all the rectangles on the GUI's Floorplanner view.

Argument	Optional	Description
[-id <int>]</int>		The optional -id <id> option specifies a unique id for a single rectangle to clear. If this option is not used, all rectangles will be cleared.</id>

clear_strings

clear_strings [-id <int>]

This command allows you to clear a custom string or all the strings on the GUI's Floorplanner view.

Argument	Optional	Description
[-id <int>]</int>		The optional -id <id> option specifies a unique id for a single string to clear. If this option is not used, all strings will be cleared.</id>

clock_info

clock_info [-domain <string>] [-pin <string>] [-net <string>] [-all] [-unique] [-multi] [-freq] [-period] [-phase] [-edge_type] [-routing_props] [-core] [-driver] [-clock_net] [-is_clock] [-info] [-group] [-equal] [-names] [-sdc]

Return information from the clock database. If a domain is specified, by default the name of the domain is returned. If no domain is specified, by default a list of domains is returned. Options may modify the type of value that is returned.

Argument	Optional	Description
[-domain <string>]</string>		specifies name of domain
[-pin <string>]</string>		use the domain of this pin
[-net <string>]</string>		use the domain of this net
[-all]		even report uninteresting domains
[-unique]		use a unique domain for domains with the same frequency
[-multi]		with -net or -pin: report a list of domains instead of a single domain

Argument	Optional	Description
[-freq]		return the frequency (MHz); requires a domain
[-period]		return the period (ps); requires a domain
[-phase]		return the phase; requires a domain
[-edge_type]		1 for pos-edge, -1 for neg-edge, 0 for combinational; requires a domain
[-routing_props]		list of strings denoting the routing properties (if set); requires a domain
[-core]		1 if used in the core, otherwise 0; or list of domains used in core
[-driver]		name of the driving pin or port; requires a domain
[-clock_net]		name of the clock net; requires a domain
[-is_clock]		true if net is a clock net; requires a pin or net
[-info]		list as for 'array set'; requires a domain
[-group]		list of related domains, or list of groups
[-equal]		list of domains with same frequency; requires a domain
[-names]		list of all names for the domain; requires a domain
[-sdc]		return list of sdc commands

clock_relation

```
clock_relation <domain1> <domain2> [-default] [-group] [-sdc]
```

Return relation between clocks. For related clocks the return is a list with 5 values: the word "related" followed by T1 T2 e1 e2. T is the abstract period: T1/T2 = period1/period2. e is an abstract offset (in the same units as T). By default the numbers are as small as possible, but with -group all related clocks use the same units.

Argument	Optional	Description
<domain1></domain1>		first domain
<domain2></domain2>		second domain
[-default]		apply current default_relation rule
[-group]		values are in group units

Argument	Optional	Description
[-sdc]		return list of sdc commands

create_boundary_pins

create_boundary_pins <name> <boundary_pin_names> [-clock] [-data]

This command instantiates IPIN/OPINs at the Core/IO Ring boundary

Argument	Optional	Description
<name></name>		A reference to a net in the design where the boundary pins should be inserted (<p: toplevel_portname> <t:user_pin_name> <n:net_name>)</n:net_name></t:user_pin_name></p:
<boundary_pin_names></boundary_pin_names>		A list of one or more instance names for the boundary pins to be inserted on the given net
[-clock]		Create a clock pin even if the specified net is a data net
[-data]		Create a data pin even if the specified net is a clock net

create_flow_step

create_flow_step <id> <label> [-command <string>] [-parent_id <string>] [-required] [skip_for_eval_mode] [-offset <int>] [-description <string>]

This command creates a flow step definition, which is basically a wrapper around an existing command or script that manages flow status and dependencies.

Argument	Optional	Description
<id></id>		The required <id> string argument specifies the identifier of the flow step to create. The <id> argument must be unique among all flow step ids in ACE.</id></id>
<label></label>		The required <label> argument specifies the label string to display in the GUI for this flow step. The label should be as short as possible.</label>
[-command <string>]</string>		The optional -command <command/> option specifies the TCL command to run when this flow step is invoked.
[-parent_id <string>]</string>		The optional -parent_id <parentid> option specifies the flow step id of an existing flow step (which does not have a command of its own) that this new flow step will be grouped under in the flow hierarchy.</parentid>
[-required]		The optional -required option specifies whether or not this flow step is required for further processing of the flow. If this option is not used, the user may optionally enable or disable this flow step for use in running the flow with run_flow.
[- skip_for_eval_mode]		The optional -skip_for_eval_mode option specifies whether or not this flow step will be skipped when flow_mode is set to evaluation.

Argument	Optional	Description
[-offset <int>]</int>		The optional -offset <offset> option specifies the position (as a positive integer) under the parent flow step (or top level) at which this flow step should be inserted. Without this option, the flow step will be appended to the end of the flow steps under the parent flow step (or top level).</offset>
[-description <string>]</string>		The optional -description <description> option specifies the description text to display in the GUI for this flow step.</description>

create_impl

create_impl <implName> [-project <string>] [-copy] [-not_active]

This command creates a new implementation in a project. This command causes the new implementation to become the active implementation.

Argument	Optional	Description
<implname></implname>		The required <implname> argument is used to specify the name for the new implementation.</implname>
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) for the implementation to be added to.</projectname>
[-copy]		The optional -copy option is used to copy the implementation options of the active implementation into the newly created implementation.
[-not_active]		If this option is set, the new project impl will not be activated and the active impl in the current ACE session will not be changed.

create_path

create_path <pins> [-id <string>] [-rgb <list>]

This command creates a user-defined pin path that may be used for selection or highlighting.

Argument	Optional	Description
<pins></pins>		The required <pins> list argument specifies the ordered list of instance pins.</pins>
[-id <string>]</string>		The optional -id <id> option specifies the string id to use for this path. If an id is not specified, a unique id will be automatically generated.</id>
[-rgb <list>]</list>		The optional -rgb <rgb> option is used to specify the RGB (Red-Green-Blue) color value to use for highlighting the specified objects as a 3 element list of integers {red green blue}. If the -rgb option is not used, then the objects in the list will be un-highlighted.</rgb>

create_project

create_project <projectFile> [-impl <string>] [-not_active]

This command creates a new project in ACE.

Argument	Optional	Description
<projectfile></projectfile>		The required <projectfile> argument is used to specify the project file location for the new project. The file name is used as the project's name in ACE.</projectfile>
[-impl <string>]</string>		The optional -impl <implname> option is used to specify the name of the initial implementation for this new project.</implname>
[-not_active]		If this option is set, the new project impl will not be activated and the active impl in the current ACE session will not be changed.

create_region

```
create_region <name> <bounds> [-find_insts <string>] [-insts <list>] [-
snap_to_clock_regions] [-soft] [-flops_only] [-clocks_only] [-include_constants] [-
batch] [-verbose]
```

This command creates a placement region in the Core with the given name and bounding box of tiles. Instances may be added to this placement region to create a region constraint for the placer.

Argument	Optional	Description
<name></name>		Name of the region
<bounds></bounds>		List of bounding box coordinates {x1 y1 x2 y2}. x1 and y1 are the upper left corner of the box. x2 and y2 are the lower right corner of the box.
[-find_insts <string>]</string>		Pass in a find command string to create the list of user design instances to constrain into this region's bounding box for the placer.
[-insts <list>]</list>		List of user design instances to constrain into this region's bounding box for the placer.
[- snap_to_clock_regions]		Snap the bounding box to clock region boundaries
[-soft]		Create "soft" placement region, which attempts to pull instance placement to its center, but allows instance placement to overflow the bounds of the region
[-flops_only]		When adding instances, filter out all instances except flops
[-clocks_only]		When adding instances, filter out all instances that do not have a connected clock pin
[-include_constants]		When adding instances, do not filter out power/ground constants

Argument	Optional	Description
[-batch]		Postpone application of this constraint until apply_placement is called (this avoids frequent GUI updates). This option is only relevant if you manually apply placement constraints after the design has been prepared.
[-verbose]		Print additional debug messages.

deselect

deselect [-objects <list>]

This command removes objects from the current list of selected objects.

Argument	Optional	Description
[- objects <list>]</list>		The optional -objects <objects> option is used to specify a list of objects to remove from the current selection. Objects must be prepended with object type prefixes (see "find" command). Objects in the <objects> list that are not in the current selection are silently ignored. Without this option, the deselect command will remove all objects from the current selection.</objects></objects>

disable_flow_step

disable_flow_step <id>

This command disables an existing optional flow step from being run during a "run" command.

Argument	Optional	Description
<id></id>		The required <id> argument specifies the id of the flow step to disable.</id>

disable_project_constraints

```
disable_project_constraints [-project <string>] [-impl <string>] <file>
```

This command disables project constraints files for a project implementation. If no project or impl names are specified, the currently active project implementation is used.

Argument	Optional	Description
[-project <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to disable constraints for.</implname></projectname>
[-impl <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to disable constraints for.</implname></projectname>
<file></file>		The project constraints file to disable for a project implementation.

display_file

display_file <file> [-line_number <int>]

Argument	Optional	Description
<file></file>		The required <file> argument specifies the path to the file to automatically open in the GUI (when in -gui mode).</file>
[-line_number <int>]</int>		The optional -line_number option allows you to open a text file to a particular line.

This command automatically opens a file in the GUI. This command has no effect in batch mode.

display_netlist

```
display_netlist <object>
```

This command attempts to open the gate level netlist file in the GUI for the given user design instance or net. This command has no effect when ACE is running in batch mode.

Argument	Optional	Description
<object></object>		The required <object> argument specifies the instance (i:) or net (n:) name for which the netlist file will be opened in the GUI.</object>

display_properties

```
display_properties <object> [-print]
```

This command displays detailed properties of the specified object in the GUI, and optionally prints the details to the console.

Argument	Optional	Description
<object></object>		The required <object> argument specifies the object to get properties for.</object>
[-print]		The -print option will print all the object property details to the TCL console in addition to sending the data to the GUI.

draw_arc

```
draw_arc <x> <y> <width> <height> <startAngle> <arcAngle> [-layer <int>] [-id <int>] [-
rgb <list>] [-batch] [-thickness <int>] [-fill]
```

This command allows you to draw a custom arc on the GUI's Floorplanner view.

Argument	Optional	Description
<x></x>		The required <x> argument specifies the upper-left x coordinate for the arc.</x>
<y></y>		The required <y> argument specifies the upper-left y coordinate for the arc.</y>
<width></width>		The required <width> argument specifies the width of the arc.</width>
<height></height>		The required <height> argument specifies the height of the arc.</height>

Argument	Optional	Description
<startangle></startangle>		The required <startangle> argument specifies the starting angle of the arc.</startangle>
<arcangle></arcangle>		The required <arcangle> argument specifies the angle of the arc.</arcangle>
[-layer <int>]</int>		The optional -layer <layer> option specifies the drawing layer for the arc. If this option is not used, the top layer (5) will be used. Using a value of 0 will draw on the background.</layer>
[-id <int>]</int>		The optional -id <id> option specifies a unique id for the arc. If this option is not used, a unique id will be automatically generated and returned by the command.</id>
[-rgb <list>]</list>		The optional -rgb <rgb> option specifies the rgb color value for the arc as a 3 element list of integers {red green blue}. If this option is not used, the color blue will be used.</rgb>
[-batch]		The optional -batch option causes the GUI to not refresh after this command. This is useful when running many draw commands in a row. Afterwards, refresh_drawing can be called.
[-thickness <int>]</int>		The optional -thickness <pixels> option specifies the arc thickness in pixels. If this option is not used, a thickness of 1 will be used.</pixels>
[-fill]		The optional -fill option specifies whether the arc should be filled with color or not. If this option is not used, the arc will be hollow.

draw_line

draw_line <x1> <y1> <x2> <y2> [-layer <int>] [-id <int>] [-rgb <list>] [-batch] [thickness <int>]

This command allows you to draw a custom line on the GUI's Floorplanner view.

Argument	Optional	Description
<x1></x1>		The required <x1> argument specifies the first x coordinate for the line.</x1>
<y1></y1>		The required <y1> argument specifies the first y coordinate for the line.</y1>
<x2></x2>		The required <x2> argument specifies the second x coordinate for the line.</x2>
<y2></y2>		The required <y2> argument specifies the second y coordinate for the line.</y2>
[-layer <int>]</int>		The optional -layer <layer> option specifies the drawing layer for the line. If this option is not used, the top layer (5) will be used. Using a value of 0 will draw on the background.</layer>
[-id <int>]</int>		The optional -id <id> option specifies a unique id for the line. If this option is not used, a unique id will be automatically generated and returned by the command.</id>
[-rgb <list>]</list>		The optional -rgb <rgb> option specifies the rgb color value for the line as a 3 element list of integers {red green blue}. If this option is not used, the color blue will be used.</rgb>

Argument	Optional	Description
[-batch]		The optional -batch option causes the GUI to not refresh after this command. This is useful when running many draw commands in a row. Afterwards, refresh_drawing can be called.
[- thickness <int>]</int>		The optional -thickness <pixels> option specifies the line thickness in pixels. If this option is not used, a thickness of 1 will be used.</pixels>

draw_oval

draw_oval <x> <y> <width> <height> [-layer <int>] [-id <int>] [-rgb <list>] [-batch] [thickness <int>] [-fill]

This command allows you to draw a custom oval on the GUI's Floorplanner view.

Argument	Optional	Description
<x></x>		The required <x> argument specifies the upper-left x coordinate for the oval.</x>
<y></y>		The required <y> argument specifies the upper-left y coordinate for the oval.</y>
<width></width>		The required <width> argument specifies the width of the oval.</width>
<height></height>		The required <height> argument specifies the height of the oval.</height>
[-layer <int>]</int>		The optional -layer <layer> option specifies the drawing layer for the oval. If this option is not used, the top layer (5) will be used. Using a value of 0 will draw on the background.</layer>
[-id <int>]</int>		The optional -id <id> option specifies a unique id for the oval. If this option is not used, a unique id will be automatically generated and returned by the command.</id>
[-rgb <list>]</list>		The optional -rgb <rgb> option specifies the rgb color value for the oval as a 3 element list of integers {red green blue}. If this option is not used, the color blue will be used.</rgb>
[-batch]		The optional -batch option causes the GUI to not refresh after this command. This is useful when running many draw commands in a row. Afterwards, refresh_drawing can be called.
[- thickness <int>]</int>		The optional -thickness <pixels> option specifies the oval thickness in pixels. If this option is not used, a thickness of 1 will be used.</pixels>
[-fill]		The optional -fill option specifies whether the oval should be filled with color or not. If this option is not used, the oval will be hollow.

draw_polygon

draw_polygon <points> [-layer <int>] [-id <int>] [-rgb <list>] [-batch] [-thickness
<int>] [-fill]

This command allows you to draw a custom polygon on the GUI's Floorplanner view.

Argument	Optional	Description
<points></points>		The required <points> argument specifies the list of x-y coordinates for polygon, starting with the x coordinate and alternating. For example: {1 1 2 2 3 5 1 6}.</points>
[-layer <int>]</int>		The optional -layer <layer> option specifies the drawing layer for the arc. If this option is not used, the top layer (5) will be used. Using a value of 0 will draw on the background.</layer>
[-id <int>]</int>		The optional -id <id> option specifies a unique id for the arc. If this option is not used, a unique id will be automatically generated and returned by the command.</id>
[-rgb <list>]</list>		The optional -rgb <rgb> option specifies the rgb color value for the polygon as a 3 element list of integers {red green blue}. If this option is not used, the color blue will be used.</rgb>
[-batch]		The optional -batch option causes the GUI to not refresh after this command. This is useful when running many draw commands in a row. Afterwards, refresh_drawing can be called.
[- thickness <int>]</int>		The optional -thickness <pixels> option specifies the arc thickness in pixels. If this option is not used, a thickness of 1 will be used.</pixels>
[-fill]		The optional -fill option specifies whether the arc should be filled with color or not. If this option is not used, the arc will be hollow.

draw_rectangle

draw_rectangle <x> <y> <width> <height> [-layer <int>] [-id <int>] [-rgb <list>] [batch] [-thickness <int>] [-fill]

This command allows you to draw a custom rectangle on the GUI's Floorplanner view.

Argument	Optional	Description
<x></x>		The required <x> argument specifies the upper-left x coordinate for the rectangle.</x>
<y></y>		The required <y> argument specifies the upper-left y coordinate for the rectangle.</y>
<width></width>		The required <width> argument specifies the width of the rectangle.</width>
<height></height>		The required <height> argument specifies the height of the rectangle.</height>
[-layer <int>]</int>		The optional -layer <layer> option specifies the drawing layer for the rectangle. If this option is not used, the top layer (5) will be used. Using a value of 0 will draw on the background.</layer>
[-id <int>]</int>		The optional -id <id> option specifies a unique id for the rectangle. If this option is not used, a unique id will be automatically generated and returned by the command.</id>
[-rgb <list>]</list>		The optional -rgb <rgb> option specifies the rgb color value for the rectangle as a 3 element list of integers {red green blue}. If this option is not used, the color blue will be used.</rgb>

Argument	Optional	Description
[-batch]		The optional -batch option causes the GUI to not refresh after this command. This is useful when running many draw commands in a row. Afterwards, refresh_drawing can be called.
[- thickness <int>]</int>		The optional -thickness <pixels> option specifies the rectangle thickness in pixels. If this option is not used, a thickness of 1 will be used.</pixels>
[-fill]		The optional -fill option specifies whether the rectangle should be filled with color or not. If this option is not used, the rectangle will be hollow.

draw_string

draw_string <x> <y> <string> [-layer <int>] [-id <int>] [-rgb <list>] [-batch]

This command allows you to draw a custom string on the GUI's Floorplanner view.

Argument	Optional	Description
<x></x>		The required <x> argument specifies the x coordinate for the string.</x>
<y></y>		The required <y> argument specifies the y coordinate for the string.</y>
<string></string>		The required <string> argument specifies the string text.</string>
[-layer <int>]</int>		The optional -layer <layer> option specifies the drawing layer for the string. If this option is not used, the top layer (5) will be used. Using a value of 0 will draw on the background.</layer>
[-id <int>]</int>		The optional -id <id> option specifies a unique id for the string. If this option is not used, a unique id will be automatically generated and returned by the command.</id>
[-rgb <list>]</list>		The optional -rgb <rgb> option specifies the rgb color value for the string as a 3 element list of integers {red green blue}. If this option is not used, the color blue will be used.</rgb>
[-batch]		The optional -batch option causes the GUI to not refresh after this command. This is useful when running many draw commands in a row. Afterwards, refresh_drawing can be called.

enable_flow_step

enable_flow_step <id>

This command enables an existing optional flow step to be run during a "run" command.

Argument	Optional	Description
<id></id>		The required <id> argument specifies the id of the flow step to enable.</id>

enable_project_constraints

enable_project_constraints [-project <string>] [-impl <string>] <file>

This command enables project constraints files for a project implementation. If no project or impl names are specified, the currently active project implementation is used.

Argument	Optional	Description
[-project <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to enable constraints for.</implname></projectname>
[-impl <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to enable constraints for.</implname></projectname>
<file></file>		The project constraints file to enable for a project implementation.

export_all_partitions

export_all_partitions [-info_list]

Command to export the place-and-route database and blackbox Verilog model for all leaf-level partitions in the design

Argument	Optional	Description
[-info_list]		Return a Tcl list containing { <partition> <view> <epdb filename=""> <blackbox filename="">} for each partition</blackbox></epdb></view></partition>

export_partition

export_partition <partition> [-dboutputfile <string>] [-bboutputfile <string>] [info_list]

Command to export the place-and-route database and blackbox Verilog model for a partition

Argument	Optional	Description
<partition></partition>		Export the place-and-route database and blackbox Verilog model for the specified partition
[-dboutputfile <string>]</string>		Specifies the output file name for the partition database (default is <active_impl_dir> /output/partitions/<cellname>_<partition>.epdb)</partition></cellname></active_impl_dir>
[-bboutputfile <string>]</string>		Specifies the output file name for the partition blackbox Verilog model (default is <active_impl_dir>/output/blackboxes/<cellname>_bb.v)</cellname></active_impl_dir>
[-info_list]		Return a Tcl list containing { <partition> <view> <epdb filename=""> <blackbox filename="">} for each partition</blackbox></epdb></view></partition>

filter

filter <objects> [-patterns <list>] [-insts] [-nets] [-ports] [-pins] [-paths] [-sites]
[-filter <string>] [-no_prefix]

This command takes a TCL list of DB objects and returns a filtered TCL list of objects that match the filter options passed in. Each object name in the returned list is prepended with an object type indicator (unless -no_prefix is used). Object

types prefixes are: p: = port (top level user design), t: = pin, i: = instance, n: = net. Find results may contain a mixture of object types. The -insts, -nets, -ports, and -pins object type options may be used to filter the results to just those object types. Specifying no object type options will result in a search of all object types.

Argument	Optional	Description
<objects></objects>		The required <objects> argument specifies a list of object names to filter.</objects>
[- patterns <list>]</list>		The optional -patterns argument specifies a list of pattern strings to match object names against. Each pattern string in the list may use '*' and '?' wildcard characters for matching.
[-insts]		The optional -insts object type option is used to specify that the results may include instance object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -insts option is not used, then the results will not contain any instance objects.
[-nets]		The optional -nets object type option is used to specify that the results may include net object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -nets option is not used, then the results will not contain any net objects.
[-ports]		The optional -ports object type option is used to specify that the results may include top level user design port object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -ports option is not used, then the results will not contain any top level user design port objects.
[-pins]		The optional -pins object type option is used to specify that the results may include pin object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -pins option is not used, then the results will not contain any pin objects.
[-paths]		The optional -paths object type option is used to specify that the results may include path object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -paths option is not used, then the results will not contain any path objects.
[-sites]		The optional -sites object type option is used to specify that the results may include site object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -sites option is not used, then the results will not contain any site objects.
[-filter <string>]</string>		The optional -filters option may be used to specify a boolean expression of object properties to filter the results with. Each property filter in the expression must follow the filter syntax of @ <propertyname><operator><value>. Multiple property filters may be used in the expression by using boolean operators. For example: "find * -filter {@type=DFF @type=LUT4}". The supported filter property names are currently: @async_reset, @attribute, @clock, @clock_as_data, @clock_domain, @clock_region, @data_as_clock, @direction, @driver_type, @driving_net, @driving_pin, @enable, @fanout, @fixed_placement, @partition, @placed, @power, @power_rank, @region, @reset, @sink_type, or @type. The supported filter operators are currently: >, <, !, and =. The supported boolean operators (when using multiple filters) are currently: &&, , and ==.</value></operator></propertyname>

Argument	Optional	Description
[- no_prefix]		The optional -no_prefix option is used to remove the object type prefix from the names returned in the results.

See also: Object Type Prefixes (see page 286), Search Filter Builder Dialog (see page 186), Filter Properties (see page 230), find (see page 461), Search View. (see page 151)

find

```
find <patterns> [-insts] [-nets] [-ports] [-pins] [-paths] [-sites] [-filter <string>] [-
sort <string>] [-sort_order <string>] [-no_prefix] [-no_refresh] [-handle] [-warning] [-
error]
```

This command returns a TCL list of object names that match any of the pattern strings passed in. Each object name in the returned list is prepended with an object type indicator (unless -no_prefix is used). Object types prefixes are: p: = port (top level user design), t: = pin, i: = instance, n: = net. Find results may contain a mixture of object types. The -insts, - nets, -ports, and -pins object type options may be used to filter the results to just those object types. Specifying no object type options will result in a search of all object types.

Argument	Optional	Description	
<patterns></patterns>		The required <patterns> argument specifies a list of pattern strings to match object names against. Each pattern string in the list may use '*' and '?' wildcard characters for matching.</patterns>	
object types. If no other object type option is used, a		The optional -insts object type option is used to specify that the results may include instance object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -insts option is not used, then the results will not contain any instance objects.	
[-nets]		The optional -nets object type option is used to specify that the results may include net object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -nets option is not used, then the results will not contain any net objects.	
[-ports] user design port object types. If no other object type option is used, included in the results by default. If another object type option is used		The optional -ports object type option is used to specify that the results may include top level user design port object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -ports option is not used, then the results will not contain any top level user design port objects.	
[-pins]		The optional -pins object type option is used to specify that the results may include pin object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -pins option is not used, then the results will not contain any pin objects.	
types. If no other object type option is used, all object types		The optional -paths object type option is used to specify that the results may include path object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -paths option is not used, then the results will not contain any path objects.	
		The optional -sites object type option is used to specify that the results may include site object types. If no other object type option is used, all object types will be included in the results by	

Argument	Optional	al Description	
[-sites]		default. If another object type option is used, and the -sites option is not used, then the results will not contain any site objects.	
[-filter <string>]</string>		The optional -filters option may be used to specify a boolean expression of object properties to filter the results with. Each property filter in the expression must follow the filter syntax of @ <propertyname><operator><value>. Multiple property filters may be used in the expression by using boolean operators. For example: "find * -filter {@type=DFF @type=LUT4}". The supported filter property names are currently: @async_reset, @attribute, @clock, @clock_as_data, @clock_domain, @clock_region, @data_as_clock, @direction, @driver_type, @driving_net, @driving_pin, @enable, @fanout, @fixed_placement, @partition, @placed, @power, @power_rank, @region, @reset, @sink_type, or @type. The supported filter operators are currently: >, <, !, and =. The supported boolean operators (when using multiple filters) are currently: &&, , and ==.</value></operator></propertyname>	
[-sort <string>]</string>		The -sort option allows the user to specify the type of sort performed on the find results list. The default is "dictionary". Other options are "ascii" or "none"	
[- sort_order <string>]</string>		The -sort_order option allows the user to specify the direction of sort performed on the find results list. You may specify either "increasing" or "decreasing". The default is "increasing".	
[- no_prefix]		The optional -no_prefix option is used to remove the object type prefix from the names returned in the results	
[- no_refresh] The optional -no_refresh op optimize speed		The optional -no_refresh option is used to prevent sending an update to the GUI Search View to optimize speed	
[-handle]		The optional -handle option is used to return the reserve string "@@FindResults" instead of the TCL list of object names. This handle can then be used in the highlight command to speed up processing by avoiding extra name parsing	
[-warning]		Print warning message if the find command does not find any objects.	
[-error]		Print message and error out if the find command does not find any objects.	

The ACE GUI provides a graphical interface for the find command through the Search View (see page 151). See also: Object Type Prefixes (see page 286), Search Filter Builder Dialog (see page 186), Filter Properties (see page 230), filter (see page 459), select (see page 500), Selection View (see page 155), trace_connections. (see page 505)

generate_ioring_design_files

generate_ioring_design_files <outputDir> add_to_project

This command generates the all IO Ring design files for the active ACE project, using all ACXIP files that have been added to the active project.

Argument	Optional	Description	
<outputdir></outputdir>		The required <outputdir> argument allows the user to specify the directory path to output the IO Ring design files into.</outputdir>	

Argument Optiona		Description		
add_to_project		Using the -add_to_project option automatically adds the required generated IO Ring design files to your ACE project. This includes utilization XML, SDC constraints, PDC constraints, and IO Ring bitstream files.		

generate_ip_design_files

generate_ip_design_files <acxipFile>

This command generates the enabled design files for a given IP configuration (.acxip file).

Argument	Argument Optional Description	
<acxipfile></acxipfile>		The required <acxipfile> argument specifies the IP configuration (.acxip file) to generate design files for.</acxipfile>

generate_route_delay_table

generate_route_delay_table [-outputfile <string>]

This command extracts route delay numbers on nets for estimating the cell-cell route delays vs fanout.

Argument	Optional	Description	
[- outputfile <string>]</string>		The optional -outputfile <file> option may be used to specify an output file name or file path. If this option is not present, the output is written to the default implementation .debug directory and is named <design_name>_route_delay.log.</design_name></file>	

get_ace_cputime

get_ace_cputime

This command returns the cumulative cpu time of this ACE process

get_ace_current_memory_usage

get_ace_current_memory_usage

This command returns the current memory usage (in kB) of this ACE process

get_ace_ext_dir

get_ace_ext_dir

This command returns the path to the ACE Extensions directory if one has been enabled.

get_ace_ext_lib

get_ace_ext_lib <partName>

This command returns the blackbox library path in the ACE Extensions directory for the specified partname if one has been enabled.

Argument	Optional	Description		
<partname></partname>		The required <partname> argument is used to specify the name of the target device to find the blackbox library file for. The part name specified must exist among the valid part names in the ACE installation.</partname>		

get_ace_peak_memory_usage

get_ace_peak_memory_usage

This command returns the maximum memory usage (in kB) of this ACE process during the current session

get_ace_version

```
get_ace_version [-buildid] [-builddate] [-full]
```

This command returns the version of ACE

Argument	Optional	Description	
[-buildid]		The optional -buildid option will return the buildid.	
[-builddate]		The optional -builddate option will say when ace was built.	
[-full]		The optional -full option will return the full ACE version and build designation.	

get_active_impl

get_active_impl [-quiet]

This command returns the name of the active implementation in the current ACE session.

Argument	Optional	Description
[-quiet]		do not print a message if there is no active project

Example

To automatically set the value of the set_impl_option -impl option, after the [create_project -impl] command has been run, which defines the name of the active impl, the following command can be used:

```
set_impl_option -project [get_active_project] -impl [get_active_impl] "partname" "AC16tSC01HI0
1C"
```

Also See

```
create_project (see page 451)
get_active_project (see page 464)
set_impl_option (see page 502)
```

get_active_project

```
get_active_project [-quiet] [-path]
```

This command returns the name of the active project (which contains the active implementation) in the current ACE session.

Argument	Optional	Description	
[-quiet]		do not print a message if there is no active project	
[-path]		Return the file path to the active project's acxprj project file, instead of the project name	

get_clock_region_bounds

get_clock_region_bounds <region>

Returns the bounding box for a clock region

Argument	Optional	Description
<region></region>		Name of the region

get_clock_regions

get_clock_regions

Returns the list of clock region names for the device

get_clock_type

get_clock_type <clock>

Get properties of a clock. For a non-driving (target) clock pin, this is a combination of local properties and properties of the clock domain.

Argument	Optional	Description
<clock></clock>		net or pin ('inst/pin')

get_current_design

get_current_design [-quiet]

This command returns the name of the top module in the current design. This command returns an error if no current design is loaded.

Argument	Optional	Description
[-quiet]		do not print a message if there is no active project

get_current_partname

```
get_current_partname [-quiet]
```

[-quiet]

 Argument
 Optional
 Description

get_efd_file_path

get_efd_file_path <partName>

This command returns the path to the efd file for the given part.

Argument	Optional	Description
<partname></partname>		The required <partname> argument is used to specify the name of the part to find the efd file for. The part name specified must exist among the valid part names in the ACE installation.</partname>

get_enabled_constraints

get_enabled_constraints [-project <string>] [-impl <string>]

This command returns a list of all the enabled constraint files for an implementation.

do not warn if there is no current part

Argument	Optional	Description
[-project <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to get enabled constraints for.</implname></projectname>
[-impl <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to get enabled constraints for.</implname></projectname>

get_fabricdb_path

get_fabricdb_path <partName>

This command returns the path to the fabric db file for the given part.

Argument	Optional	Description
<partname></partname>		The required <partname> argument is used to specify the name of the part to find the fabric db for. The part name specified must exist among the valid part names in the ACE installation.</partname>

get_file_line

get_file_line <object>

This command returns the file path and line offset into to the source netlist for the given user design instance or net.

Argument	Optional	Description
<object></object>		The required <object> argument specifies the instance (i:) or net (n:) name for which the file line will be retrieved.</object>

get_flow_steps

get_flow_steps

This command returns a list of all the currently defined flow step id strings.

get_impl_names

get_impl_names [-project <string>]

This command returns a list of all the implementation names for an existing project.

Argument	Optional	Description
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) to get the implementation names from.</projectname>

get_impl_option

get_impl_option <option_name> [-project <string>] [-impl <string>]

This command returns the current value of a project implementation option. Only one option value may be retrieved at a time.

Argument	Optional	Description
<option_name></option_name>		The name of the impl option to retrieve a value for. To see a list of valid impl options, use the report_impl_options TCL command.
[-project <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to get options for.</implname></projectname>
[-impl <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to get options for.</implname></projectname>

get_impl_option_is_supported

get_impl_option_is_supported <option_name> [-project <string>] [-impl <string>]

Returns '1' if the impl option is supported on the current device, otherwise returns '0'

Argument	Optional	Description
<option_name></option_name>		The name of the impl option to retrieve a value for. To see a list of valid impl options, use the report_impl_options TCL command.
[-project <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to get options for.</implname></projectname>
[-impl <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to get options for.</implname></projectname>

get_inst_partition

get_inst_partition <instance>

Returns the Partition associated with a user design instance

Argument	Optional	Description
<instance></instance>		Name of the instance

get_inst_region

get_inst_region <instance>

Returns the region associated with a user design instance

Argument	Optional	Description
<instance></instance>		Name of the instance

get_installation_directory

get_installation_directory

This command returns the path to the root of the ACE installation.

get_location

get_location <object>

This command allows you to get the location of an object (i:instance, s:site, or t:pin) on the GUI's Floorplanner view.

Argument	Optional	Description
<object></object>		The required <object> argument specifies the object to get coordinates for. The correct object type prefix is required.</object>

get_part_names

get_part_names

This command returns the list of valid part names in the installed library.

get_partition_changed

get_partition_changed <name>

Get the changed flag of a partition with the given name

Argument	Optional	Description
<name></name>		Name of the Partition

get_partition_force_changed

get_partition_force_changed <name>

Get the force changed flag of a partition with the given name

Argument	Optional	Description
<name></name>		Name of the Partition

get_partition_info

```
get_partition_info <name> [-timestamp] [-comment] [-view] [-type] [-is_import] [-
import_from] [-changed] [-id] [-disabled] [-parent] [-is_top] [-is_parent]
```

Get info of a partition with the given name

Argument	Optional	Description
<name></name>		Name of the Partition
[-timestamp]		get timestamp
[-comment]		get comment
[-view]		get view name
[-type]		get partition type
[-is_import]		was the partition imported (0 or 1)?
[-import_from]		file the partition was imported from
[-changed]		has the partition timestamp changed
[-id]		unique partition id number
[-disabled]		is the partition disabled (0 or 1)?
[-parent]		name of the partition's parent partition
[-is_top]		is this the top partition (0 or 1)?
[-is_parent]		is this partition a parent of another (0 or 1)?

get_partition_insts

get_partition_insts <name>

Returns the list of user design instances in a partition

Argument	Optional	Description
<name></name>		Name of the Partition

get_partition_names

get_partition_names

Returns the list of user design partition names

get_partition_timestamp

get_partition_timestamp <name>

Get the timestamp of a partition with the given name

Argument	Optional	Description
<name></name>		Name of the Partition

get_partition_type

get_partition_type <name>

Get the type of a partition with the given name

Argument	Optional	Description
<name></name>		Name of the Partition

get_path_property

```
get_path_property <id> [-pins] [-insts] [-nets] [-frequency] [-type] [-rgb] [-text] [-
slack]
```

This command returns path properties.

Argument	Optional	Description
<id></id>		The required <id> argument specifies the id of the path to get properties for.</id>
[-pins]		The optional -pins option returns the list of pin names that make up this path.
[-insts]		The optional -insts option returns the list of instance names on this path.
[-nets]		The optional -nets option returns the list of net names on this path.
[- frequency]		The optional -frequency option returns the frequency of this path in MHz. If no frequency is defined, -1 is returned.

Argument	Optional	Description
[-type]		The optional -type option returns the type of path: Setup Check Met, Setup Check Violated, Hold Check Met, Hold Check Violated, Hardware Limit, or User-Defined.
[-rgb]		The optional -rgb option returns the integer rgb highlight color value for the path. A value of -1 means it is not highlighted.
[-text]		The optional -text option returns the details text for this path.
[-slack]		The optional -slack option returns the slack for this path.

get_placement

get_placement <objName>

This command returns the site of the specified placed instance

Argument	Optional	Description
<objname></objname>		The required <objname> argument is used to specify the instance or port to get placement for.</objname>

get_pod_names

get_pod_names [-all] [-usb] [-ethernet] [-list <list>]

Returns a list of names of available Bitporter pods.

Argument	Optional	Description
[-all]		(default behavior) returns USB and detected Ethernet pods.
[-usb]		(optional) returns only the USB pods.
[-ethernet]		(optional) returns only the detected Ethernet pods.
[-list <list>]</list>		(optional) specifies a list of podnames whose availability should be checked.

get_project_constraint_files

get_project_constraint_files [-project <string>]

This command returns a list of all the constraint file paths for a project.

Argument	Optional	Description	
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) to get the constraint file paths from.</projectname>	

get_project_directory

get_project_directory [-project <string>]

This command returns the path to a project file's parent directory

Argument	Optional	Description
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) to get the directory path from.</projectname>

get_project_ip_files

get_project_ip_files [-project <string>]

This command returns a list of all the IP settings file paths for a project.

Argument	Optional	Description
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) to get the IP settings file paths from.</projectname>

get_project_names

get_project_names

This command returns a list of all the project names loaded in the current ACE session.

get_project_netlist_files

```
get_project_netlist_files [-project <string>]
```

This command returns a list of all the netlist file paths for a project.

Argument	Optional	Description
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) to get the netlist file paths from.</projectname>

get_properties

get_properties <object>

This command returns the list of option-value pairs for the specified object.

Argument	Optional	Description
<object></object>		The required <object> argument specifies the object to get properties for.</object>

get_property

get_property <object> <propName>

This command returns the specified property value for the specified object.

Argument	Optional	Description
<object></object>		The required <object> argument specifies which object will be queried.</object>
<propname></propname>		The required <propname> argument specifies the name of the property whose value will be retrieved.</propname>

get_region_bounds

get_region_bounds <region>

Returns the bounding box for a placement region constraint

Argument	Optional	Description
<region></region>		Name of the region

get_region_insts

get_region_insts <region>

Returns the list of user design instances in a placement region constraint

Argument	Optional	Description
<region></region>		Name of the region

get_regions

get_regions

Returns the list of placement region constraint names

get_report_sweep_temperature_corners

```
get_report_sweep_temperature_corners [-quiet]
```

This command returns a list of the valid junction temperatures for the target device at the given speed grade and core voltage level

Argument	Optional	Description
[-quiet]		do not print a message if there is no active project

get_selection

```
get_selection [-insts] [-nets] [-ports] [-pins] [-paths] [-sites] [-handle]
This command returns the current list of selected objects.
```

Argument	Optional	Description
[-insts]		The optional -insts object type option is used to specify that the results may include instance object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -insts option is not used, then the results will not contain any instance objects.
[-nets]		The optional -nets object type option is used to specify that the results may include net object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -nets option is not used, then the results will not contain any net objects.
[-ports]		The optional -ports object type option is used to specify that the results may include top level user design port object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -ports option is not used, then the results will not contain any top level user design port objects.
[-pins]		The optional -pins object type option is used to specify that the results may include pin object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -pins option is not used, then the results will not contain any pin objects.
[-paths]		The optional -paths object type option is used to specify that the results may include path object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -paths option is not used, then the results will not contain any path objects.
[-sites]		The optional -sites object type option is used to specify that the results may include site object types. If no other object type option is used, all object types will be included in the results by default. If another object type option is used, and the -sites option is not used, then the results will not contain any site objects.
[- handle]		The optional -handle option is used to return the reserve string "@@Selection" instead of the TCL list of object names. This handle can be used in the highlight command to speed up processing by avoiding extra name parsing

get_stapl_actions

get_stapl_actions <staplfile>

Returns a list of Actions found in the specified STAPL file, along with the Procedures making up each Action. The listed Procedures within each Action will indicate whether they are Required, Recommended (run by default, but may be disabled by the user), or Optional (not run by default, but may be enabled by the user).

Argument	Optional	Description
<staplfile></staplfile>		The STAPL file whose Actions should be returned.

get_techlib_name

get_techlib_name <partName>

This command returns the name the of black box verilog library for the given part.

Argument	Optional	Description
<partname></partname>		The required <partname> argument is used to specify the name of the part to find the library for. The part name specified must exist among the valid part names in the ACE installation.</partname>

get_techlib_path

get_techlib_path <partName>

This command returns the path to the black box verilog library file for the given part.

Argument	Optional	Description
<partname></partname>		The required <partname> argument is used to specify the name of the part to find the library for. The part name specified must exist among the valid part names in the ACE installation.</partname>

get_techlibdb_path

get_techlibdb_path <partName>

This command returns the path to the techlib db file for the given part.

Argument	Optional	Description
<partname></partname>		The required <partname> argument is used to specify the name of the part to find the techlib db for. The part name specified must exist among the valid part names in the ACE installation.</partname>

get_techlibt_name

get_techlibt_name <partName>

This command returns the name of the transmuted black box verilog library for the given part.

А	rgument	Optional	Description
<pa< td=""><td>artName></td><td></td><td>The required <partname> argument is used to specify the name of the part to find the library for. The part name specified must exist among the valid part names in the ACE installation.</partname></td></pa<>	artName>		The required <partname> argument is used to specify the name of the part to find the library for. The part name specified must exist among the valid part names in the ACE installation.</partname>

get_techlibt_path

get_techlibt_path <partName>

This command returns the path to the transmuted black box verilog library file for the given part.

Argument	Optional	Description
<partname></partname>		The required <partname> argument is used to specify the name of the part to find the library for. The part name specified must exist among the valid part names in the ACE installation.</partname>

get_techlibx_name

get_techlibx_name <partName>

This command returns the name the of the expanded black box verilog library for the given part.

Argument	Optional	Description
<partname></partname>		The required <partname> argument is used to specify the name of the part to find the library for. The part name specified must exist among the valid part names in the ACE installation.</partname>

get_techlibx_path

get_techlibx_path <partName>

This command returns the path to the expanded black box verilog library file for the given part.

Argument	Optional	Description
<partname></partname>		The required <partname> argument is used to specify the name of the part to find the library for. The part name specified must exist among the valid part names in the ACE installation.</partname>

has_ace_ext_lib

has_ace_ext_lib <partName>

This command returns a 1 if the blackbox library path is configured in the ACE Extensions directory for the specified partname.

Argument	Optional	Description
<partname></partname>		The required <partname> argument is used to specify the name of the target device to find the blackbox library file for. The part name specified must exist among the valid part names in the ACE installation.</partname>

has_partitions

has_partitions

Check if partitions have been defined on the design via the *.prt file

highlight

highlight <objects> [-rgb <list>] [-batch]

This command is used to highlight or un-highlight a list of objects in the GUI's physical view.

Argument	Optional	Description
<objects></objects>		The required <objects> argument is used to specify a list of objects which will have their highlight color set. Highlight of instance, net, and path object types is currently supported. All other object types passed in will be silently ignored. Objects must be prepended with object type prefixes (see "find" command).</objects>

Argument	Optional	Description
[-rgb <list>]</list>		The optional -rgb <rgb> option is used to specify the RGB (Red-Green-Blue) color value to use for highlighting the specified objects as a 3 element list of 8-bit (0-255) integers {red green blue}. If the -rgb option is not used, then the objects in the list will be un-highlighted.</rgb>
[-batch]		The optional -batch option is used to suppress the refresh of highlighting information to the GUI. This can be useful (faster) if highlighting multiple groups of nets in a loop, since each highlight command that affects a net will otherwise refresh the entire routing data set in the GUI.

ignore_cancel

ignore_cancel <script>

Temporarily ignore cancel button. Useful to execute cleanup commands in a flow step after a cancel has been caught.

Argument	Optional	Description
<script></td><td></td><td>commands to execute</td></tr></tbody></table></script>		

initialize_flow

initialize_flow

This command clears the current flow model, then sources the master flow.tcl script. The master flow.tcl script uses these flow TCL commands to define the default flow.

insert_delay

insert_delay <pinlist>

This command parses the user directive to add extra delays for paths that require additional delay for alleviating timing violations.

Argument	Optional	Description
<pinlist></pinlist>		The required {pinlist} option is used to specify the load pins of a net that need to be driven by inserted gates. For each pin, you can optionally specify an integer delay value by using the format <delay>,<pin_name>. The default delay value is 1.</pin_name></delay>

is_incremental_compile

is_incremental_compile

Check if the Incremental Compile Impl Option is set to 1, and that partitions have been defined on the design via the *.prt file

load_flowscripts

load_flowscripts

This command loads all of the encrypted flow scripts.

load_project

load_project <projectFile> [-not_active] [-force]

This command loads a project file into ACE. Loading a project file does not load the design files, it just sets up a project for later use.

Argument	Optional	Description
<projectfile></projectfile>		The required <projectfile> argument specifies the path to a project file.</projectfile>
[-not_active]		If this option is set, no impl in the project will be activated and the active impl in ACE will not be changed.
[-force]		The -force option can be used to override a project lock that has been set by another ACE session. Using -force causes the current ACE session to take ownership of the project lock for the project being restored. DO NOT use this option to run multiple ACE sessions on the same project at the same time, or else output files (acxprj, acxdb, icdb, jam, etc) and log files may become corrupted!

message

message <msg> [-info] [-warning] [-error]

This command prints a status message to the console and the log file.

Argument	Optional	Description
<msg></msg>		The message to be printed.
[-info]		Make this message an informational message.
[-warning]		Make this message a warning message.
[-error]		Make this message an error message.

move_project_constraints

move_project_constraints [-project <string>] <file> <offset>

This command moves a project constraints file to the specified offset to allow re-ordering of constraints within a project.

Argument	Optional	Description
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) to move constraints for.</projectname>
<file></file>		The project constraints file to move.
<offset></offset>		The offset to move the project constraints file to. Other constraints files will be moved down automatically.

move_project_netlists

move_project_netlists [-project <string>] <file> <offset>

This command moves a project netlist file to the specified offset to allow re-ordering of netlists within a project.

Argument	Optional	Description
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) to move netlists for.</projectname>
<file></file>		The project netlist file to move.
<offset></offset>		The offset to move the project netlist file to. Other netlist files will be moved down automatically.

refresh_drawing

refresh_drawing

This command refreshes the current custom drawing on the GUI's Floorplanner view.

remove_flow_step

remove_flow_step <id>

This command removes an existing flow step from ACE only if the flow step is a user-defined flow step.

Argument	Optional	Description
<id></id>		The required <id> argument specifies the id of the flow step to remove.</id>

remove_impl

remove_impl <implName> [-project <string>]

This command removes an implementation from a project. The implementation output directory on the file system is not deleted.

Argument	Optional	Description
<implname></implname>		The required <implname> argument is used to specify the name of the implementation to remove.</implname>
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) for the implementation to be removed from.</projectname>

remove_path

remove_path [<id>] [-all]

This command removes a user-defined pin path.

Argument	Optional	Description
[<id>]</id>		Specifies the id of the path to remove
[-all]		Removes all paths

remove_project

remove_project <projectName>

This command removes a project from ACE. The project file on disk is not deleted.

Argument	Optional	Description
<projectname></projectname>		The required <projectname> argument is used to specify the project to be removed (by name).</projectname>

remove_project_constraints

remove_project_constraints <files> [-project <string>]

This command removes the link to an SDC, PDC, or TCL constraint file from a project. The SDC constraint file on disk is not deleted.

Argument	Optional	Description
<files></files>		The required <files> argument is used to specify the SDC, PDC, or TCL constraint files (by file path).</files>
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) for the SDC constraint file to be removed from.</projectname>

remove_project_ip

remove_project_ip <file> [-project <string>]

This command removes the link to an IP settings file from a project. The IP settings file on disk is not deleted.

Argument	Optional	Description
<file></file>		The required <file> argument is used to specify the IP settings file (by file path).</file>
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) for the IP settings file to be removed from.</projectname>

remove_project_netlist

remove_project_netlist <files> [-project <string>]

This command removes the link to a verilog netlist file from a project. The verilog netlist file on disk is not deleted.

Argument	Optional	Description
<files></files>		The required <file> argument is used to specify the verilog netlists (by file path).</file>
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) for the verilog netlist to be removed from.</projectname>

remove_region

remove_region [-region <string>] [-all]

This command removes a placement region constraint specification

Argument	Optional	Description
[-region <string>]</string>		Name of the region to delete
[-all]		Remove all region constraints

remove_region_insts

remove_region_insts <region> [-insts <list>] [-all] [-flops_only] [-clocks_only] [verbose]

Remove user design instances from an existing placement region constraint

Argument	Optional	Description
<region></region>		name of the region to clear
[-insts <list>]</list>		List of user design instances to remove from this placement region constraint.
[-all]		Clear all user design instances from this region constraint
[-flops_only]		When removing instances, filter out all instances except flops
[-clocks_only]		When removing instances, filter out all instances with no connected clock
[-verbose]		Print additional debug messages.

rename_impl

rename_impl <newImplName> [-project <string>] [-impl <string>]

This command renames an implementation. Changing the name of an implementation also changes the name of the implementation output directory on disk (even without calling "save_project").

Argument	Optional	Description
<newimplname></newimplname>		The required <newimplname> argument is used to specify the new implementation name.</newimplname>

Argument	Optional	Description
[-project <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to change the name for.</implname></projectname>
[-impl <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to change the name for.</implname></projectname>

report_clocks

report_clocks

Report clocks in the current design

report_coverage

report_coverage [-outputfile <list>] [-text] [-csv] [-html] [-columns <list>] [-verbose]
Generate and write a coverage report for pins.

Argument	Optional	Description
[- outputfile <list>]</list>		The optional -outputfile <file> option may be used to specify an output file name or file path. If this option is not present, the output is written to the default implementation reports directory and is named <design_name>_pins.html.</design_name></file>
[-text]		The optional -text option is used to specify whether the file should be output as plain text.
[-csv]		The optional -csv option is used to specify whether the file should be output as a CSV file for use in Excel spreadsheets.
[-html]		The optional -html option is used to specify whether the file should be output as html-file.
[-columns <list>]</list>		The optional -columns option is used to specify a customized ordered list of columns names to output in the pin assignment report.
[-verbose]		The optional -verbose option is used to specify whether the file should report ALL attributes and parameters for each IO port/pad.

report_design_stats

report_design_stats [-outputfile <list>] [-html] [-csv] [-text]

This command generates and writes a formatted report about various design statistics

[- outputfile <list>]</list>	The -outputfile <file> option specifies a Tcl list of one or more output file names or file path names. If this option is not present, the output depends on the -text, -html, and -csv options. If - text is given the output is written to the GUI console and Ace logfile. If -html or -csv is given, the output is written to the default implementation reports directory in a file named <design_name>_design_stats, with the extension .html or .csv (respectively).</design_name></file>
[-html]	The -html option specifies that the output file(s) are written in HTML format (this is the default)
[-csv]	The -csv option specifies that the output file(s) are written in CSV format for import into Excel spreadsheets
[-text]	The -text option specifies that the output file(s) are written in plain text format

report_impl_options

report_impl_options [-outputfile <string>] [-text] [-csv] [-project <string>] [-impl <string>] [-show_values] [-show_all]

Argument	Optional	Description
[- outputfile <string>]</string>		The optional -outputfile option may be used to specify an output file name or file path. If this option is not present, the output is written to the default implementation reports directory and is named <design_name>_impl_options.html.</design_name>
[-text]		The optional -text option is used to specify that the file should be output as plain text.
[-csv]		The optional -csv option is used to specify that the file should be output as a CSV file for use in Excel spreadsheets.
[-project <string>]</string>		The optional -project <projectname> and -impl <implname> options can be used to specify an alternate project implementation (by name).</implname></projectname>
[-impl <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name).</implname></projectname>
[- show_values]		If the -show_values flag is used, the report will output an additional column to display the current values for the given implementation. If no -project and -impl options are specified, the active impl will be reported.
[-show_all]		If the -show_all flag is used, the report will additionally output all available non-standard options for the active impl. If this flag is not set, by default, all standard options that show in the GUI will be output.

report_partitions

report_partitions [-outputfile <list>] [-html] [-csv] [-text]

This commands generates and writes a formatted partition report

Argument	Optional	Description
[- outputfile <list>]</list>		The -outputfile <file> option specifies a Tcl list of one or more output file names or file path names. If this option is not present, the output depends on the -text, -html, and -csv options. If - text is given the output is written to the GUI console and Ace logfile. If -html or -csv is given, the output is written to the default implementation reports directory in a file named <design_name>_partitions, with the extension .html or .csv (respectively).</design_name></file>
[-html]		The -html option specifies that the output file(s) are written in HTML format (this is the default)
[-csv]		The -csv option specifies that the output file(s) are written in CSV format for import into Excel spreadsheets
[-text]		The -text option specifies that the output file(s) are written in plain text format

report_pins

report_pins [-outputfile <list>] [-text] [-csv] [-html] [-columns <list>]

Generate and write a pin to package assignment report

Argument	Optional	Description
[- outputfile <list>]</list>		The optional -outputfile <file> option may be used to specify an output file name or file path. If this option is not present, the output is written to the default implementation reports directory and is named <design_name>_pins.html.</design_name></file>
[-text]		The optional -text option is used to specify whether the file should be output as plain text.
[-csv]		The optional -csv option is used to specify whether the file should be output as a CSV file for use in Excel spreadsheets.
[-html]		The optional -html option is used to specify whether the file should be output as html-file.
[-columns <list>]</list>		The optional -columns option is used to specify a customized ordered list of columns names to output in the pin assignment report.

report_placement

report_placement [-outputfile <list>] [-html] [-csv] [-text]

This command generates and writes a formatted placement QoR report

[- outputfile <list>]</list>	The -outputfile <file> option specifies a Tcl list of one or more output file names or file path names. If this option is not present, the output depends on the -text, -html, and -csv options. If - text is given the output is written to the GUI console and Ace logfile. If -html or -csv is given, the output is written to the default implementation reports directory in a file named <design_name>_placement, with the extension .html or .csv (respectively).</design_name></file>
[-html]	The -html option specifies that the output file(s) are written in HTML format (this is the default)
[-csv]	The -csv option specifies that the output file(s) are written in CSV format for import into Excel spreadsheets
[-text]	The -text option specifies that the output file(s) are written in plain text format

report_power

report_power [-outputfile <list>] [-html] [-csv] [-text] [-temperature <string>] [clocks <string>] [-achieved]

Argument	Optional	Description
[- outputfile <list>]</list>		The -outputfile <file> option specifies a Tcl list of one or more output file names or file path names. If this option is not present, the output depends on the -text, -html, and -csv options. If -text is given the output is written to the GUI console and Ace logfile. If -html or -csv is given, the output is written to the default implementation reports directory in a file named <design_name>_power, with the extension .html or .csv (respectively).</design_name></file>
[-html]		The -html option specifies that the output file(s) are written in HTML format (this is the default)
[-csv]		The -csv option specifies that the output file(s) are written in CSV format for import into Excel spreadsheets
[-text]		The -text option specifies that the output file(s) are written in plain text format
[- temperature <string>]</string>		Override the junction temperature printed in the report header
[-clocks <string>]</string>		The -clocks <{ {clk1 freq} {clk2 freq} {clkn freq} }> option may be used to specify the operating frequency (in MHz) of all the clocks in the design. If this option is not present, the frequencies from the design constraints will be used by default. If no constraints are found, the best achieved frequency will be used.
[-achieved]		The -achieved option may be used to specify that achieved static timing results be used to calculate the power dissipation report for each clock

report_regions

report_regions [-outputfile <string>] [-text] [-csv]

This command generates and writes a formatted report showing which clock nets are routed in each clock region

Argument	Optional	Description
[- outputfile <string>]</string>		The -outputfile <file> option may be used to specify an output file name or file path. If this option is not present, the output is written to the default implementation debug directory and is named <design_name>_regions.html.</design_name></file>
[-text]		The -text option is used to specify whether the file should be output to the console as plain text
[-csv]		The -csv option is used to specify whether the file should be output as a CSV file for use in Excel spreadsheets

report_routing

report_routing [-outputfile <list>] [-text] [-csv] [-html] [-nonterse] [-terse] [overflowreportlimit <int>]

This command generates and writes a formatted routing report.

Argument	Optional	Description
[-outputfile <list>]</list>		The optional -outputfile <file> option may be used to specify an output file name or file path. If this option is not present, the output is written to the default implementation debug directory and is named <design_name>_routing.html.</design_name></file>
[-text]		The optional -text option is used to specify whether the file should be output as plain text (Default is autodetect)
[-csv]		The optional -csv option is used to specify whether the file should be output as a CSV file for use in Excel spreadsheets.
[-html]		The optional -html option is used to specify whether the file should be output as html-file.
[-nonterse]		normal information level.
[-terse]		terse info level.
[- overflowreportlimit <int>]</int>		limit on the number of overflows. Defaults to 11.

report_utilization

report_utilization [-outputfile <list>] [-html] [-csv] [-text]

This command generates and writes a formatted device utilization report

Argument	Optional	Description
[- outputfile <list>]</list>		The -outputfile <file> option specifies a Tcl list of one or more output file names or file path names. If this option is not present, the output depends on the -text, -html, and -csv options. If - text is given the output is written to the GUI console and Ace logfile. If -html or -csv is given, the output is written to the default implementation reports directory in a file named <design_name>_utilization, with the extension .html or .csv (respectively).</design_name></file>
[-html]		The -html option specifies that the output file(s) are written in HTML format (this is the default)
[-csv]		The -csv option specifies that the output file(s) are written in CSV format for import into Excel spreadsheets
[-text]		The -text option specifies that the output file(s) are written in plain text format

reset_impl_option

reset_impl_option [<option_name>] [-all] [-project <string>] [-impl <string>]

This command resets a project implementation option to its (device-specific) default value. Only one option may be reset at a time.

Argument	Optional	Description
[<option_name>]</option_name>		The name of the impl option to reset to its default. To see a list of valid impl options, use the report_impl_options TCL command.
[-all]		The optional -all option resets all impl options to their device-specific default values.
[-project <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to set options for.</implname></projectname>
[-impl <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to set options for.</implname></projectname>

restore_impl

restore_impl <filename> [-project <string>] [-impl <string>]

The restore_impl command loads an ACXDB file to restore the state of the DB and impl options for a given impl. Restoring an impl automatically makes that impl the active impl. If no -impl and -project options are specified, then the ACXDB file is loaded for the current active impl. By default, the DB will be restored using all saved information in the ACXDB file, including placement and routing information. Restoring an impl overrides the current impl option values with the impl option values saved in the ACXDB file. Restoring an impl clears the current state of the DB for the current active impl, so be sure to save your active impl before restoring an impl.

Argument	Optional	Description
<filename></filename>		Specifies the ACXDB file path to restore the state of the active impl from

Argument	Optional	Description
[-project <string>]</string>		Specifies an alternate project name to use instead of the active project when using the - impl <implname> option</implname>
[-impl <string>]</string>		Specifies an alternate impl name to restore instead of restoring the current active impl

This functionality is also accessible through buttons/menus in the ACE GUI – see Restoring Implementations (see page 260).

Restoring an Implementation clears current data

Restoring an Implementation (see page 213) will first clear all data in memory before beginning the restore process. Any data that has not been saved will be lost.

The restored implementation (and project) will become the Active Project and Active Implementation, and all Implementation Options will also be restored from file, overwriting any values currently in memory.

See also: save_impl (see page 497) and Saving Implementations (see page 259).

restore_project

A

restore_project <projectFile> [-reload] [-not_active] [-no_db] [-activeimpl <string>] [acxdb <string>] [-force]

The restore_project command loads an ACE project (.acxprj) file and restores the project's last active impl from an ACXDB file (by default) to restore the state of the DB and impl options for a given impl. The -activeimpl option can be used to specify the impl name to activate and restore. By default, the .acxdb file is loaded from <project_dir>/<impl_dir>/<impl_name>.acxdb, unless the -acxdb option is used. By default, the DB will be restored using all saved information in the ACXDB file, including placement and routing information. Restoring an impl overrides the current impl option values with the impl option values saved in the ACXDB file. Restoring an impl clears the current state of the DB for the current active impl, so be sure to save your active impl before restoring a project. If the -no_db option is used, the DB state of the active impl for the project will not be restored. If -not_active is used, no impl in the project will be activated or restored from its ACXDB file and the active impl in ACE will not be changed.

Argument	Optional	Description
<projectfile></projectfile>		Specifies the ACE project (.acxprj) file path to load and restore.
[-reload]		Use this option to re-load the ACE project (.acxprj) file from disk. This will clear the design DB and flow status, requiring the design to be re-run from the beginning of the flow.
[-not_active]		If this option is set, no impl in the project will be activated or restored from its ACXDB file and the active impl in ACE will not be changed.
[-no_db]		If this option is set, the DB state of the active impl for the project will not be restored.
[-activeimpl <string>]</string>		The -activeimpl option can be used to specify an alternate impl name to activate and restore. By default, the last active impl during the session the project was saved in will be activated.
[-acxdb <string>]</string>		Specifies an ACXDB file path from which to restore the state of the active impl.

Argument	Optional	Description
[-force]		The -force option can be used to override a project lock that has been set by another ACE session. Using -force causes the current ACE session to take ownership of the project lock for the project being restored. DO NOT use this option to run multiple ACE sessions on the same project at the same time, or else output files (acxprj, acxdb, icdb, jam, etc) and log files may become corrupted!

run

```
run [-step <string>] [-stop_at_step <string>] [-resume] [-ic <string>]
```

This command runs the steps of the design flow. It can be used to run the entire flow from the beginning, run a specific flow step, or resume the flow from the last incomplete step. Using no options will run the entire flow from the beginning. The default Achronix flow step IDs (for those options requiring them) are: {prepare run_prepare report_timing_prepared write_netlist_prepared place_and_route run_place report_timing_placed run_route report_timing_routed design_completion post_process final_drc_checks report_timing_final write_netlist_final fpga_program write_bitstream fpga_download} Because advanced users may create their own flow steps, a complete list of all flow step IDs can be retrieved with the Tcl command 'get_flow_steps'.

Argument	Optional	Description
[-step <string>]</string>		The optional -step <id> option is used to run the specified flow step, by ID, (along with any incomplete required pre-requisite steps,) and all of its children. See 'get_flow_steps' for a list of all IDs.</id>
[- stop_at_step <string>]</string>		The optional -stop_at_step <id> option is used to stop the flow after running the specified flow step, by ID. See 'get_flow_steps' for a list of all IDs.</id>
[-resume]		The optional -resume option is used to run the entire flow from the last successfully completed flow step.
[-ic <string>]</string>		The optional -ic init continue option specifies incremental compilation flow modes. 'init' implies beginning of the flow without using previous state of compiled design and 'continue' implies incrementally compiling of previous state of design.

run_fanout_control

run_fanout_control [-physical <int>] [-fanout_limit <int>] [-fanout_limit_clone <int>]
This command does fanout control for high fanout control nets

Argument	Optional	Description
[-physical <int>]</int>		Clone Critical Instances that have slack lower than this limit
[-fanout_limit <int>]</int>		Apply fanout control on nets with fanout greater than this limit
[-fanout_limit_clone <int>]</int>		Apply fanout cloning on nets with fanout greater than this limit

run_final_drc_checks

```
run_final_drc_checks
```

This command performs final DRC checks on the active design. If there is currently no active project/implementation, the reportsdir and debugdir must be specified.

run_fpga_download

```
run_fpga_download [-outputdir <string>] [-download_pod_names <string>] [-jam_file
<string>]
```

This command downloads the generated bitstream to the target device.

Argument	Optional	Description
[-outputdir <string>]</string>		Output directory name
[- download_pod_names <string>]</string>		(Optional) JTAG programming device name. If this is not specified, auto-detection of JTAG programming devices will be attempted, and connection will fail if more than one JTAG programming device is auto-detected.
[-jam_file <string>]</string>		Optional jam (STAPL) file to download. The default jam file in your output directory will be used if this is not specified

run_generate_bitstream

run_generate_bitstream [-outputdir <string>] [-aeskey <string>]

This command generates a bitstream file for programming the target device.

Argument	Optional	Description
[-outputdir <string>]</string>		Output directory name
[-aeskey <string>]</string>		Key used for encryption. If not given, key is taken from impl. If not active in impl, the bitstream is not encrypted.

run_generate_fullchip_sim

run_generate_fullchip_sim [-debugdir <string>] [-modelsdir <string>]

This command generates the files necessary for fullchip simulation.

Argument	Optional	Description
[-debugdir <string>]</string>		The -debugdir <dir> option is used to override the default location for debug files during this step.</dir>
[-modelsdir <string>]</string>		The -modelsdir <dir> option is used to override the default location for the fullchip sim top-level models.</dir>

run_generate_netlist

run_generate_netlist [-outputfile <string>] [-final] [-compress]

This command generates a verilog netlist for simulation.

Argument	Optional	Description
[-outputfile <string>]</string>		Output netlist file name.
[-final]		Output DRC-free final netlist
[-compress]		Compress output file with gzip

run_insert_holdbuffers

run_insert_holdbuffers [-margin <int>] [-io_buffers <int>] [-typebased_buffers <int>]

This command generates extra gate delays by inserting a buffer per target pin if that pin has a hold time slack value that is less than the margin specified.

Argument	Optional	Description
[-margin <int>]</int>		Insert a delay buffer per target pin whose hold time slack is less than the specified value
[-io_buffers <int>]</int>		Insert a delay buffer per target pin when driven directly by a flopped IO Pad/Pin
[- typebased_buffers <int>]</int>		Insert a delay buffer per target pin according to the given cell-type bitfield specification $(2^{0} = DFF \text{ inputs}, 2^{1} = DFF \text{ outputs}, 2^{2} = \text{clocked OPIN inputs}, 2^{3} = \text{clocked IPIN outputs}, 2^{4}=BRAM inputs, 2^{5} = BRAM outputs, 2^{6} = LRAM inputs, 2^{7} = LRAM outputs, 2^{8} = DSP inputs, 2^{9} = DSP outputs, 2^{10} = MLP inputs, 2^{11} = MLP outputs, 2^{12} = NAP inputs, 2^{13} = NAP outputs). All other values are reserved for future use and should be unset.)$

run_multiprocess

run_multiprocess [-use_existing_impls <string>] [-use_seeds <string>] [parallel_job_count <int>] [-use_job_submission <int>] [-stop_flow_at <string>] [copy_icdb <int>] [-jobs_exec <string>] [-jobs_wd <string>] [-jobs_name <string>] [jobs_log <string>] [-jobs_args <string>] [-jobs_nfs_latency <int>]

This command runs the ACE multiprocess flow for the active implementation. By default, this command will generate new implementations from option sets. NOTE: For any optional arguments that are not specified, the current Multiprocess configuration from the ACE GUI User Preferences will be used as defaults.

Argument	Optional	Description
[- use_existing_impls <string>]</string>		The use_existing_impls option allows the user to specify a list of existing impl names to run in multiprocess, instead of using seed sweep or generating impls from option sets. To run all existing impls, you can specify -use_existing_impls [get_project_impls]

Argument	Optional	Description	
[-use_seeds <string>]</string>		The use_seeds option allows the user to specify a list of PnR seed values to run in multiprocess, instead of using existing impls or generating impls from option sets.	
[- parallel_job_count <int>]</int>		(optional) Sets the number of implementations to run in parallel.	
[- use_job_submission <int>]</int>		(optional) Set to a 0 to run jobs on the local machine, or set to a 1 to submit jobs to a cloud/grid/batch submission system.	
[-stop_flow_at <string>]</string>		(optional) Specify the flow step ID string to stop the flow at.	
[-copy_icdb <int>]</int>		(optional) Set to a 1 to copy the incremental flow DB from the template impl, or set to a 0 to not copy.	
[-jobs_exec <string>]</string>		(optional) Specify the job submission system executable.	
[-jobs_wd <string>]</string>		(optional) Specify the job submission system working directory argument.	
[-jobs_name <string>]</string>		(optional) Specify the job submission system job name argument.	
[-jobs_log <string>]</string>		(optional) Specify the job submission system job log argument.	
[-jobs_args <string>]</string>		(optional) Specify the job submission system list of additional arguments, formatted as a list of TCL lists {{arg1 val1} {arg2 val2} }.	
[-jobs_nfs_latency <int>]</int>		(optional) Specify the job submission system allowed seconds of NFS write latency.	

Default Values

For any parameters that are not specified, the ACE GUI user preferences will be used. For example, if -parallel_job_count is not explicitly specified, and if your ACE GUI user preferences are currently configured to use four (4) jobs, that value will be used for your batch multiprocess run.

A more detailed description of the use of run_multiprocess can be found in the Multiprocess Batch Mode (see page 272) section.

The GUI provides a graphical interface for multiprocess through the Multiprocess View (see page 116). See also: Running Multiple Flows in Parallel (see page 263), Attempting Likely Optimizations Using Option Sets (see page 333).

run_place

run_place
This command clears all routing and places the design.

run_post_process

run_post_process

This command post-processes the routed design to insert reset and other Achronix-specific technologies.

run_prepare

run_prepare [-ic <string>]

This command clears the current netlist and constraints data, then loads all the design files for the active implementation, runs design checks, and compiles the design into an Achronix design.

Argument	Optional	Description
[-ic <string>]</string>		The optional -ic init continue option specifies incremental compilation flow modes. 'init' implies beginning the flow without using previous state of compiled design and 'continue' implies incrementally compiling of previous state of design.

run_route

run_route

This command routes the design.

run_snapshot

```
run_snapshot <snapshotFile> [-pod_name <string>] [-ir_bits_before <int>] [-ir_bits_after
<int>] [-target_offset <int>] [-timeout <int>] [-verbose]
```

This command runs the Snapshot Debugger for a given Snapshot configuration (.snapshot file). This command outputs a VCD file and a Log file. The file paths are specified in the Snapshot configuration file.

Argument	Optional	Description
<snapshotfile></snapshotfile>		The required <snapshotfile> argument specifies the Snapshot configuration (.snapshot file) to be used by Snapshot debugger.</snapshotfile>
[-pod_name <string>]</string>		(optional) specifies which JTAG pod connection to use. (If not specified, the current JTAG Connection configuration from the GUI User Preferences will be the default.)
[- ir_bits_before <int>]</int>		(optional) Sets the (decimal) number of instruction register bits between the board JTAG TDI pin and the target device. Use 0 for single-device JTAG scan chains. (If not specified, the current JTAG Connection configuration from the GUI User Preferences will be the default.)

Argument	Optional	Description
[- ir_bits_after <int>]</int>		(optional) Sets the (decimal) number of instruction register bits between the target device and the board JTAG TDO pin. Use 0 for single-device JTAG scan chains. (If not specified, the current JTAG Connection configuration from the GUI User Preferences will be the default.)
[- target_offset <int>]</int>		(optional) Sets the device count (in decimal) between the board JTAG TDI pin and target FPGA device. Use 0 for single-device JTAG scan chains. (If not specified, the current JTAG Connection configuration from the GUI User Preferences will be the default.)
[-timeout <int>]</int>		(optional) specifies the timeout in seconds before Snapshot is cancelled. If not specified, Snapshot will not timeout.
[-verbose]		(optional) Exposes additional log info when running Snapshot.

run_stapl_action

run_stapl_action <stapl_file> <action> [-pod_name <string>] [-ir_bits_before <int>] [ir_bits_after <int>] [-target_offset <int>] [-disabled_procs <list>] [-enabled_procs <list>] [-defines <list>] [-log_file <string>]

This command executes the given stapl program action.

Argument	Optional	Description
<stapl_file></stapl_file>		(required) specifies which STAPL file will contain the Action to be run.
<action></action>		(required) specifies which STAPL Action will be run.
[-pod_name <string>]</string>		(optional) specifies which JTAG pod connection to use. (If not specified, autodetection will be attempted.)
[- ir_bits_before <int>]</int>		(optional) Sets the (decimal) number of instruction register bits between the board JTAG TDI pin and the target device. Use 0 for single-device JTAG scan chains. (If not specified, the value embedded within the STAPL will be used.)
[- ir_bits_after <int>]</int>		(optional) Sets the (decimal) number of instruction register bits between the target device and the board JTAG TDO pin. Use 0 for single-device JTAG scan chains. (If not specified, the value embedded within the STAPL will be used.)
[- target_offset <int>]</int>		(optional) Sets the device count (in decimal) between the board JTAG TDI pin and target FPGA device. Use 0 for single-device JTAG scan chains. (If not specified, the value embedded within the STAPL will be used.)
[- disabled_procs <list>]</list>		(optional) specifies which recommended STAPL Procedures in the specified Action should be skipped.

Argument	Optional	Description	
[- enabled_procs <list>]</list>		(optional) specifies which optional STAPL Procedures in the specified Action should be executed.	
[-defines <list>]</list>		(optional) list of definitions to add (e.g. 'rw_addr_int=4100').	
[-log_file <string>]</string>		(optional) specifies the path to the log file which will be populated with the STAPL Player's console output. (NOTE: If file exists, it will be overwritten.)	

run_timing_analysis

```
run_timing_analysis [-prepared] [-placed] [-routed] [-final] [-name_postfix <string>] [-
format <string>] [-temperature <string>]
```

This command runs timing analysis on the design.

Argument	Optional	Description
[-prepared]		Indicates that the design has only been prepared (this is the default)
[-placed]		Indicates that the design has been placed but not routed
[-routed]		Indicates that the design has been placed and routed
[-final]		Indicates that this is sign-off timing (this involves some extra checks)
[-name_postfix <string>]</string>		Postfix added to report file name (e.g., to distinguish multiple 'placed' reports)
[-format <string>]</string>		Specify report formats; default is { text html csv }
[-temperature <string>]</string>		The temperature selection to do timing analysis at a PVT corner

run_tool

run_tool <id> [-args <string>]

This command runs a registered tool executable by tool ID, as specified in the ACE extensions config.xml file.

Argument	Optional	Description
<id></id>		The required <id> argument must match a registered tool executable by tool ID, as specified in the ACE extensions config.xml file.</id>
[-args <string>]</string>		The optional -args <tool_args> option is used to pass commandline arguments to the underlying tool.</tool_args>

run_un_post_process

run_un_post_process [-reportsdir <string>] [-debugdir <string>] [-reroute]

This command removes design post-processing.

Argument	Optional	Description	
[-reportsdir <string>]</string>		The optional -reportsdir <dir> option is used to override the default location for report files during this step.</dir>	
[-debugdir <string>]</string>		The optional -debugdir <dir> option is used to override the default location for debug files during this step.</dir>	
[-reroute]		The optional -reroute option is used to re-route the affected nets after un_post_process	

run_unplace

run_unplace [-fixed] [-boundary] [-core] [-constants] [-insts <list>]

Unplace instances in the design

Argument	Optional	Description	
[-fixed]		Unplace instances with fixed placement constraints as well as movable instances	
[-boundary]		Only unplace boundary instances	
[-core]		Only unplace core elements	
[-constants]		Only unplace constant sources	
[-insts <list>]</list>		Only unplace the instances specified in this list	

run_unroute

```
run_unroute [-net <string>] [-pin <string>] [-nets <list>] [-regions <list>] [-
regionarea <list>] [-nocore] [-clock_only] [-core] [-keepsametile] [-uniqify] [-consts]
[-keepconsts]
```

Remove all or parts of a routing.

Argument	Optional	Description
[-net <string>]</string>		Only remove routing for given net
[-pin <string>]</string>		Only remove routing for given pin

Argument	Optional	Description
[-nets <list>]</list>		unroute only the nets specified in this list
[-regions <list>]</list>		unroute only the nets in the given regions
[-regionarea <list>]</list>		unroute only the nets in the given regions
[-nocore]		unroute only nets in the I/O-ring
[-clock_only]		only unroute clock nets
[-core]		only unroute core nets
[-keepsametile]		keep all same-tile - connections
[-uniqify]		make constants unique again
[-consts]		only unroute constants
[-keepconsts]		do NOT unroute constants

save_impl

save_impl <filename> [-no_log]

The save_impl command always uses the active impl, since only the active impl is connected to the live DB state. All other impls have no live DB state. The save_impl command saves the state of an impl (impl options and db state) to a . acxdb file. By default, the .acxdb file will save the entire state of the current DB, including placement and routing information. If an impl is saved before running the prepare flow step, a warning message will be printed and only the impl options will be saved, since the DB has not been prepared.

Argument	Optional	Description		
<filename></filename>		Specifies the ACXDB file path where the active impl state should be saved		
[-no_log]		If the -no_log option is set, no additional debug information will be saved in the ACXDB file, including log files from the current ACE session		

This functionality is also accessible through buttons/menus in the ACE GUI – see Saving Implementations (see page 259) . See also: restore_impl (see page 487) and Restoring Implementations (see page 260).

save_placement

```
save_placement [-iofile <string>] [-corefile <string>] [-add] [-output_regions] [-
create_iopins] [-io_only] [-iopins_only] [-core_only] [-fixed_only] [-fix] [-
device_port_names]
```

Save the current placement to one or more files as a set of pre-placement commands

Argument	Optional	Description
[-iofile <string>]</string>		The -iofile <file> option is used to specify the file path to save the IO Ring Boundary instance pre-placement commands to. If this option is not used, the file will be saved to the active project's directory as io_preplacement.pdc.</file>
[-corefile <string>]</string>		The -corefile <file> option is used to specify the file path to save the Core instance pre- placement commands to. If this option is not used, the file will be saved to the active project's directory as core_preplacement.pdc</file>
[-add]		The -add option specifies that the outputfile should be automatically added to the active project's constraints. (It will be added to the end of the constraints list, and will thus be the last constraints file loaded.)
[-output_regions]		The -output_regions option is used to enable output of region constraints into the Core PDC file (or IO Ring Boundary PDC file if -io_only is used)
[-create_iopins]		The -create_iopins option is used to enable output of create_boundary_pin commands into the IO Ring Boundary PDC file
[-io_only]		The -io_only option is used to specify whether only the IO Ring Boundary pre- placement file is output or not
[-iopins_only]		The -iopins_only option allows you to save only the placement of the boundary pin instances
[-core_only]		The -core_only option is used to specify whether only the Core pre-placement file is output or not
[-fixed_only]		The -fixed_only option is used to specify whether only Fixed Instance placement data is output or not
[-fix]		The -fix option forces all saved placements to be "fixed" placement, allowing you to lock down all of your placed instances
[- device_port_names]		The -device_port_names option is used to specify whether device port names should be output for IPINs/OPINs instead of site names

save_project

save_project [-project <string>] [-outputfile <string>] [-acxdb <string>] [-no_log]

The save_project command saves the state of an ACE project to a .acxprj project file. By default, the active project is saved, unless the -project option is specified. The project is saved to the original project file path unless -outputfile is used. If the project contains the current active impl, the state of the DB can optionally be saved to an .acxdb file using the -acxdb option.

Argument	Optional	Description	
[-project <string>]</string>		The optional -project <projectname> option may be used to specify a project to write out.</projectname>	
[-outputfile <string>]</string>		The optional -outputfile <projectfile> option may be used to specify an output file location.</projectfile>	
[-acxdb <string>]</string>		Enables output of an ACXDB file for the active implementation and requires a file path to save the state of the active impl to	
[-no_log]		If the -no_log option is set, no additional debug information will be saved in the ACXDB file, including log files from the current ACE session	

save_properties

save_properties [-outputfile <string>] [-add]

This command is used to save all changed properties on objects in the DB after prepare has been run.

Argument	Optional	Description
[- outputfile <string>]</string>		The optional -outputfile <file> option is used to specify the file path to which the set_property commands will be saved. If this option is not used, the file will be saved to the active project's directory as properties.sdc</file>
[-add]		The optional -add option is used to specify that the file should be automatically added to the active project. If this is omitted, the file of changed properties is not automatically added to any project.

save_regions

save_regions [-outputfile <string>] [-region <string>] [-all] [-explicit] [-add]

Save the placement region constraints to a file, using a TCL command history list approach by default.

Argument	Optional	Description	
[-outputfile <string>]</string>		The name of the output file	
[-region <string>]</string>		The name of the region to save. Saves explicit instance list.	
[-all]		Save all regions (default)	

Argument	Optional	al Description			
[-explicit]		Save explicit lists of instances constrained to each region, as opposed to saving the sequence of TCL commands used to build up the region constraints			
[-add]		The optional -add option is used to specify whether the file automatically added to the active project or not.			

select

select <objects> [-clear]

This command is used to control the current object selection.

Argument	Optional	Description
<objects></objects>		The required <objects> argument specifies a list of objects to append to the current selection. Objects must be prepended with object type prefixes (see "find" command).</objects>
[-clear]		The optional -clear flag is used to deselect all objects before performing the select action.

The ACE GUI provides a graphical interface for this command through the Selection View (see page 155). See also: Object Type Prefixes (see page 286), Search View (see page 151), find (see page 461), Selecting Objects in the Floorplanner (see page 292), trace_connections. (see page 505)

set_active_impl

set_active_impl <implName> [-project <string>]

This command sets the active implementation for the current ACE session. The active implementation controls which implementation the flow and project management commands are operating on.

Argument	Optional	Description
<implname></implname>		The required <implname> argument is used to specify the name of the implementation to set as the active implementation.</implname>
[-project <string>]</string>		The optional -project <projectname> option is used to specify an alternate project (by name) for the active implementation to be set in.</projectname>

set_clock_type

set_clock_type <clock> [-boundary] [-trunk] [-minitrunk] [-data_region] [-data_center] [data_local]

Set properties of a clock. If a non-driving (target) clock pin is specified, a local property is set for that pin only.

	Argument	Optional	Description
<	clock>		net or pin ('inst/pin')

Argument	Optional	Description
[-boundary]		boundary clock (not routed through the trunk)
[-trunk]		trunk clock
[-minitrunk]		routed via minitrunk instead of main trunk
[-data_region]		data as clock, using region resources
[-data_center]		data as clock, using center resources
[-data_local]		data as clock, using local resources

set_cluster

set_cluster <cluster> [-id <int>] [-wt <int>]

Pre-placement command to generate user-defined clusters. This clustering command directs the ACE Placer to keep the specified instances together.

Argument	Optional	Description	
<cluster></cluster>		The required <cluster> list argument is a list of instances which should be clustered in an RLB half</cluster>	
[-id <int>]</int>		Optional 2nd level cluster id	
[-wt <int>]</int>		Optional 2nd level cluster weight {2,, 5} - higher weights signify cluster importance	

set_equivalent_pins

set_equivalent_pins <equivalent_pin_names>

This command marks multiple nets or instance pins as functionally equivalent

Argument	Optional	Description
<equivalent_pin_names></equivalent_pin_names>		A list of pin names or net names that are to be marked as functionally equivalent (<p:toplevel_port_name> <t:user_pin_name> <n:net_name>)</n:net_name></t:user_pin_name></p:toplevel_port_name>

set_flyline_direction

set_flyline_direction <direction>

This command is used to control whether selected instance flylines are shown for loads of the selected instance, drivers, or both.

Argument	Optional	Description
<direction></direction>		The required <direction> argument specifies whether selected instance flylines are shown for loads of the selected instance, drivers, or both. Valid values are loads_only, drivers_only, both and all</direction>

set_impl_option

set_impl_option <option_name> [<value>] [-project <string>] [-impl <string>]

This command sets options for a project implementation. Only one option may be set at a time.

Argument	Optional	Description
<option_name></option_name>		The name of the impl option to set a value for. To see a list of valid impl options, use the report_impl_options TCL command.
[<value>]</value>		The new value to set the impl option to.
[-project <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to set options for.</implname></projectname>
[-impl <string>]</string>		The optional -project <projectname> and -impl <implname> options are used to specify an alternate project implementation (by name) to set options for.</implname></projectname>

set_max_flyline_fanout

set_max_flyline_fanout <limit>

This command is used to hide selected instance flylines for nets with fanout greater than the limit passed in.

Argument	Optional	Description
<limit></limit>		The required <limit> argument specifies the maximum fanout for flylines to be displayed for a net.</limit>

set_partition_force_changed

set_partition_force_changed <name> <changed>

Set the force changed flag of a partition with the given name

Argument	Optional	Description
<name></name>		Name of the Partition
<changed></changed>		Set to 1 to mark this partition as force changed, set to 0 to mark as not forced changed

set_partition_info

set_partition_info [-name <string>] [-view <string>] [-cp_type <string>] [-cptype <string>] -timestamp <string> -import <string> [-comment <string>] Set partition (compile point) information on the design. This command creates a new partition definition if one does not already exist in the design. This usually comes from the synthesis tool in <design>_partition.tcl

Argument	Optional	Description
[-name <string>]</string>		Hierarchical Name of the Partition
[-view <string>]</string>		Module Name (View) of the Partition
[-cp_type <string>]</string>		Types are hard, locked, and soft
[-cptype <string>]</string>		TEMPORARY alias for cp_type
-timestamp <string></string>		Timestamp to indicate when this partition was last synthesized. Default is current time in milliseconds. The options -timestamp and -import are mutually exclusive
-import <string></string>		Adb filename to import partition from. The options -timestamp and -import are mutually exclusive
[-comment <string>]</string>		comment

set_placement

set_placement <objName> <siteName> [-fixed] [-batch] [-warning]

This command assigns the placement of an instance to a site

Argument	Optional	Description
<objname></objname>		The required <objname> argument is used to specify the name of an instance (i:) or port (p:) to be placed. If multiple objects are to be placed at once, a TCL list of objectnames may be specified. NOTE: Ports (p:) may not be used if the port is connected to a black box IO Ring instance. The port (p:) may only be used to place boundary pins (IPIN, OPIN, CLK_IPIN, CLK_OPIN) that are connected to the port.</objname>
<sitename></sitename>		The required <sitename> argument is used to specify the site (s:) to place the instance on. In the case of IO pin placement, a device port name (d:) may be specified instead of a site name. If multiple objects are to be placed at once, a TCL list of sitenames may be specified.</sitename>
[-fixed]		The -fixed option specifies that the placement of the instance should be fixed to this site and not movable by the placer
[-batch]		Postpone application of this constraint until apply_placement is called at the end of run_prepare. This option is useful for instances that are created or renamed by Ace during run_prepare.

Argument	Optional	Description
[- warning]		Instead of erroring out, only print a warning message if the instance(s) specified with <objname> do not exist at the time this constraint is applied</objname>

set_project_constraints_pvt

set_project_constraints_pvt <file> [-corner <string>] [-temperature <string>] [-voltage
<string>]

This command allows the user to set the specific PVT conditions in which an SDC constraint file is applied.

Argument	Optional	Description
<file></file>		The required <file> argument is used to specify the file path to the SDC constraint file.</file>
[-corner <string>]</string>		The -corner <corner> option is used to mark an SDC constraints file (containing only delays) as being applicable only to the given process corner. Valid values are "fast" and "slow"</corner>
[- temperature <string>]</string>		The -temperature <temp> option is used to mark an SDC constraints file (containing only delays) as being applicable only to the given temperature corner. Valid values are device-specific and must match a value from the junction_temperature impl option list.</temp>
[-voltage <string>]</string>		The -voltage <v> option is used to mark an SDC constraints file (containing only delays) as being applicable only to the given core voltage corner. Valid values are device-specific and must match a value from the core_voltage impl option list.</v>

set_property

<propValue> <objects> [-warning] [-quiet]

This command is used to set properties on objects in the DB.

Argument	Optional	Description
<propname></propname>		The required <propname> argument specifies property name to set on the objects passed in.</propname>
<propvalue></propvalue>		The required <propvalue> argument specifies property value to set on the objects passed in.</propvalue>
<objects></objects>		The required <objects> argument specifies a list of objects to set the property for. Objects must be prepended with object type prefixes (see "find" command).</objects>
[-warning]		The optional -warning option allows you to downgrade error messages about missing netlist objects to warning messages
[-quiet]		The optional -quiet option allows you to disable printing of info messages

set_region_bounds

set_region_bounds <region> <bounds> [-snap_to_clock_regions]

This command updates a placement regions bounding box of tiles.

Argument	Optional	Description
<region></region>		Name of the region
<bounds></bounds>		List of bounding box coordinates $\{x1 \ y1 \ x2 \ y2\}$. x1 and y1 are the upper left corner of the box. x2 and y2 are the lower right corner of the box.
[- snap_to_clock_regions]		Snap the bounding box to clock region boundaries

set_units

set_units

Set the default units for timing constraints.

sleep

sleep <seconds>

sleep for number seconds.

Argument	Optional	Description
<seconds></seconds>		number of seconds to sleep

source_encrypted

```
source_encrypted <tclfile> [-nodigest]
```

source encrypted tcl file.

Argument	Optional	Description
<tclfile></tclfile>		encrypted tcl file to source
[-nodigest]		no digest is also OK

trace_connections

```
trace_connections <insts> [-drivers_only] [-targets_only] [-include_clocks] [-
include_resets]
```

This command is used to find instances that are connected to the list of instances passed in. By default, this command traces to find all (drivers and targets) connected instances, except for those connected via clock or reset pins.

Argument	Optional	Description
<insts></insts>		The required <insts> argument specifies a list of instance objects to trace connectivity from. Objects must be prepended with object type prefixes (see "find" command).</insts>

Argument	Optional	Description
[- drivers_only]		If you want to select only upstream logic that drives the instances in the current selection, use -drivers_only
[- targets_only]		If you want to select only downstream logic driven by the currently selected instances, use - targets_only.
[- include_clocks]		To include tracing connectivity on clock nets, use -include_clocks.
[- include_resets]		To include tracing connectivity on reset nets, use -include_resets.

Similar to the find (see page 461) command, this functionality is especially useful when creating lists as input to other Tcl commands, like select (see page 500) and highlight (see page 476).

write_bitstream

```
write_bitstream [-outputfile <string>] [-debugdir <string>] [-reportsdir <string>] [-
jam] [-flash] [-flash4x] [-hex] [-cpu] [-cpu_width <int>] [-flash_clock_div <int>] [-
nocompress] [-compress] [-chainfile <string>]
```

This command generates a programming bitstream for a fully placed and routed design in STAPL format.

Argument	Optional	Description
[-outputfile <string>]</string>		The optional -outputfile <file> option may be used to specify an output file name or file path. If this option is not present, the output is written to the default implementation output directory and is named <design_name>.jam.</design_name></file>
[-debugdir <string>]</string>		The optional -debugdir <dir> option is used to override the default location for debug files during this step.</dir>
[-reportsdir <string>]</string>		The optional -reportsdir <dir> option is used to override the default location for report files during this step.</dir>
[-jam]		The optional -jam option may be used to output an additional jam-file
[-flash]		The optional -flash option may be used to output an additional serial flash binary file format output
[-flash4x]		The optional -flash4x option may be used to output 4 additional 4x serial flash binary file format outputs
[-hex]		The optional -hex option may be used to output an additional raw hex file format output

Argument	Optional	Description
[-cpu]		The optional -cpu option may be used to output an additional CPU Mode file format output
[-cpu_width <int>]</int>		This option controls the bit width of the CPU Mode formatted output file. If you are using the CPU interface in x8 mode, set this value to 8. If you are using the CPU interface in x128 mode, set this to 128.
[- flash_clock_div <int>]</int>		This option specifies the Serial Flash clock divider value to be used when programming the chip from Serial Flash
[-nocompress]		write output as plain-text file
[-compress]		compress output-file
[-chainfile <string>]</string>		The optional -chainfile <file> may be used to override the chainfile set in the active Impl</file>

write_critical_paths_script

write_critical_paths_script [-outputfile <string>]

This command writes a tcl script that may be used for viewing critical paths in the synthesis tool.

Argument	Optional	Description
[- outputfile <string>]</string>		The optional -outputfile <file> option may be used to specify an output file name or file path. If this option is not present, the output is written to the default implementation output directory and is named <design_name>_critical_paths.tcl.</design_name></file>

write_netlist

write_netlist [-outputfile <string>] [-debugdir <string>] [-final] [-compress]

This command generates a verilog netlist for simulation (same as run_generate_netlist).

Argument	Optional	Description
[-outputfile <string>]</string>		Output netlist file name.
[-debugdir <string>]</string>		The optional -debugdir <dir> option is used to override the default location for debug files during this step.</dir>
[-final]		Output DRC-free final netlist

Argument	Optional	Description
[-compress]		Compress output file with gzip

write_partition_blackbox

write_partition_blackbox <partition> [-library <string>] [-outputfile <string>]

Command to write a verilog blackbox model for a partition

Argument	Optional	Description
<partition></partition>		Export a blackbox netlist for the specified partition as a verilog file
[-library <string>]</string>		Specifies the name of the blackbox model library (default is "blackbox")
[-outputfile <string>]</string>		Specifies the output file name for the blackbox netlist (default is <cellname>_bb.v in the implementation output directory)</cellname>

write_partition_db

write_partition_db <partition> [-outputfile <string>]

Command to export the place-and-route database for a partition

Argument	Optional	Description
<partition></partition>		Export the place-and-route database for the specified partition into an .epdb file
[-outputfile <string>]</string>		Specifies the output file name for the partition database (default is partitions/ <instname>. epdb in the implementation output directory)</instname>

write_tcl_history

write_tcl_history <outputfile>

Dump the TCL command history for this ACE session to a file

Argument	Optional	Description
<outputfile></outputfile>		The file to save the TCL script to

Chapter - 5: Troubleshooting

This chapter is intended to cover some areas where users frequently report problems, along with solutions. Your Achronix FAE will likely be able to point you to a more recent FAQ.

This chapter will also cover some known ACE issues, with current workarounds where possible.

ACE Exit Error Codes

The following are some of the known exit codes that may be reported by ACE.

Code	Description	Solution
1	Generic error code; catchall for unexpected problem states.	Contact Achronix Technical Support
2	Invalid command line options for ACE or acx	See Running ACE (see page 245) for a list of valid user command-line options. Contact Achronix Technical Support if problems persist.
3	License failure. ACE was unable to obtain a required license.	See the ACE License & Installation Quickstart Guide (UG002) for more details about configuring ACE license management. Contact Achronix Technical Support if problems persist.
5	GUI startup failure: incomplete installation: compatible Java release not found. This typically indicates that the included version of Java used by the ACE GUI is improperly configured.	Contact Achronix Technical Support
13	GUI startup failure. This typically indicates that there's a problem in Linux with the LD_LIBRARY_PATH environment variable.	Linux users should unset the LD_LIBRARY_PATH environment variable and try running ACE again. If problems persist, contact Achronix Technical Support.
100 / 101	The GUI is attempting to workaround a number of known startup issues through automated forced restarts (which display these exit codes). If the restarts failed and the GUI did not start successfully, this is an error.	Contact Achronix Technical Support if the GUI did not start.
values ≤ 136	Various license management error codes from RLM.	See the ACE License & Installation Quickstart Guide (UG002) for more details on ACE license management. Contact Achronix Technical Support if problems persist.
201	The GUI detected a socket communication error with the acx backend.	Contact Achronix Technical Support

Code	Description	Solution
202	When the GUI was attempting to exit gracefully (due either to user request or a fatal error), critical errors occurred, forcing the GUI to perform a hard kill of itself.	Contact Achronix Technical Support if problems persist.
203	The GUI is unable to start due to underlying framework errors.	Contact Achronix Technical Support. (This is most likely due to the user attempting to execute ACE in an unsupported OS.)
404	The user attempted to run ACE on an obsolete OS; the GUI is known to be incompatible, so this is disallowed.	Run ACE on a supported operating system.
504	An error occurred while interpreting the Tcl script file passed to ACE.	The Tcl script contains errors or encountered an unhandled error condition. Either fix the bug in the Tcl script, or enhance the error handling in the Tcl script to better handle /report the error condition. Contact Achronix Technical Support if problems persist.
505	No home directory is defined for the current user. By default, ACE places log files and occasional temp files in locations under the user's home directory, so when no home directory is defined, ACE is unable to proceed safely.	Define a home directory for the userid which starts ACE, or change to a userid with a valid home directory before starting ACE. Consult a local system administrator if necessary.
506	ACE is unable to open a socket connection between the GUI and the acx backend. (Specifically, the acx backend is unable to bind a socket port needed for communications with the GUI.)	See the Troubleshooting section below titled: Startup Error - ACE is Unable to Connect on Port NNNN of Localhost (see page)
507	The ACE acx backend detected an unexpected GUI socket closure, likely due to a fatal GUI error, when then has caused the acx backend to exit.	Contact Achronix Technical Support

Duplicate Names for Arrays

If the following error message is seen during the prepare stage of ACE, it indicates the occurrence of a duplicate net name in the RTL. The RTL must be modified to clear the error.

```
ERROR: int_cnt[1] is already declared (VNLR-1044)
```

Note

It is situation only occurs when one of the duplicates is a single-dimensional array, and the other is a twodimensional array.

Clock Definitions/Constraints

At least one clock must be defined. Clocks should not be redefined.

Asynchronous Reset of I/O from the Core

If an I/O is not clocked by a boundary clock, use synchronous reset only.

Multi-process Functionality License Requirements

Multi-process functionality requires a license for each background process; therefore users with a single license cannot access this functionality. Customers seeing this limit should contact their FAE for current workarounds.

Node-locked licenses support multi-process flows without issues. Floating licenses require a new license for each process.

Non-ASCII Characters in Path

Do not use non-ASCII characters in paths. For example, if username includes German extended characters (e.g. umlauts), Chinese, etc, it may cause ACE to function incorrectly. To remedy this, ensure that all paths only contain ASCII characters.

Unable to Load Project: Project is Locked

```
Example error message for locked project
cmd> restore_project "~/output/quickstart/quickstart.acxprj" -activeimpl "impl_1"
Project: "~/output/quickstart/quickstart.acxprj" is locked by another ACE session and cannot be
loaded. This project is locked by user: Docs on host: hostname. You can use restore_project -
force to override the lock. To manually unlock this project, delete the lock file: ~/output
/quickstart/quickstart.lock
cmd>
```

ACE locks the Project File (see page 214)s every time it loads a project to prohibit corruption of the project's data. If project locks were not used, and more than one ACE session was allowed to open the same files (or write to the same files) simultaneously, the results would be inconsistent and project data files could become corrupted.

Barning!

Do not use this forced unlock procedure to run multiple ACE sessions on the same project simultaneously, or file corruption may occur!

Project definitions, Implementation definitions, saved implementation states (for both normal flow and incremental compilation), log files, and output directories may get corrupted from having two or more ACE sessions writing to the same files.

Most notably, do not start another ACE session on a project while Multiprocess is already running on that same project; the Multiprocess session must own the project lock (which also locks all implementations) to ensure consistent results and avoid file corruption.

Achronix does not support simultaneously running multiple ACE sessions on the same project (directory). This is known to cause problems. Do not do this! The project lock files are there to protect users; do not attempt to bypass them.

In rare cases, ACE may crash, mistakenly leaving a project in the locked state. The easiest way to unlock a mistakenlystill-locked project (which has just failed to load in the GUI) is the following:

- 1. Double-check that there are no other legitimate users of the project file, including yourself in another desktop!
- 2. In the Tcl Console View (see page 164), click on the empty cmd> line.
- 3. Click the up arrow (1) on the keyboard. Each click of the up arrow moves one step backwards through the Tcl command history. Keep moving backwards through the Tcl command history until the Tcl command which attempted to load the locked project is displayed. The failed command should be a call to load_project or restore_project.

Note

- If you regularly load multiple Projects into ACE at the same time, you may have to go back several commands to reach the one that failed.
- 4. Move to the end of the Tcl command line (press the End key on the keyboard), press the space bar, then add the argument "-force" to the end of the command. This argument will force ACE to load (or restore) the project despite the presence of a lock, and this session of ACE will re-lock the project, taking ownership using a new lock.

Example workaround cmd> restore_project "~/output/quickstart/quickstart.acxprj" -activeimpl "impl_1" -force

5. Press the Enter key to issue the Tcl command to load or restore the project.

Changing ACE Font Sizes

Fonts in Views

The font used in most ACE Views is directly inherited from the underlying GUI application framework stack, called the "Application Font" (Linux/GTK2), and "Message Box" font (Windows). The views within ACE will often accept font changes immediately, but in some cases users might need to restart ACE to see the font changes propagate completely throughout the application.



It is highly recommended that users choose a plain font (not bold, not italics)!

Linux:

The config location can vary in every Linux desktop / version / distro. In Linux, ACE uses the GTK+ widgets and fonts, so those are the settings users should change.

For example, in the CentOS 6.x Gnome desktop, it can be configured from the main desktop (not ACE) menu under **System** \rightarrow **Preferences** \rightarrow **Appearance** \rightarrow **Fonts** \rightarrow **Application Font**.

As another example, in the CentOS 7.x KDE Plasma desktop, it can be configured from the main desktop (not ACE) menu under System Settings \rightarrow Application Appearance \rightarrow GTK+ Appearance \rightarrow GTK+ Fonts.

Windows:

In Windows 7, the Font configuration can be found under Control Panel \rightarrow Appearance and Personalization \rightarrow Personalization \rightarrow Window Color \rightarrow Advanced appearance settings... \rightarrow Item:Message Box (then pick the desired font and size).

Fonts in HTML Reports

The font used in the HTML Reports is directly inherited from the system's HTML browser's font settings. The system HTML browser can be Internet Explorer (Windows) or WebKitGTK (Linux). The HTML reports will typically use the "Proportional" (sometimes called "Web Page") font and Monospace (also called "Plain Text") font types -- change these settings in the system's HTML browser to make the fonts change in the ACE HTML Report viewer.

Windows

In Windows 7, the browser font configuration is found under **Control Panel** \rightarrow **Network and Internet** \rightarrow **Internet Options** \rightarrow **Internet Properties** \rightarrow **General** \rightarrow **Appearance** \rightarrow **Fonts**. There, users can choose both the proportional "Webpage font" and the fixed-width "Plain text font".

Unable to Initialize Reserved Module Name List

This problem is reported by the ACE GUI at startup with the following dialog.

Note

Installation.
Installation.

🖸 Unab	ole to initialize reserved module names list	×
8	ACE was unable to load the list of reserved module names for library 'Speedster7t'. This means module naming collisions will not be prohibited during IP wrapper creation. Users may proceed with using IP Generation at their own risk. Please contact Achronix Technical Support with a description (or screenshot) of this error.	
	Close	

Typically this error indicates that the device overlay files have been installed incorrectly. The list of reserved module names is contained in the overlay files for each Achronix device/library. In very rare cases, the file may exist in the expected location but ACE might lack read permissions for the file.

The file ACE is attempting to read should be located at:

<ace_install_directory>/libraries/<library_name>/reserved_module_names.txt

where <ace_install_directory> is the directory where ACE has been installed and the ace executable is found, and <*library_name*> is the name of the library from the error dialog (though forced to all lowercase letters).

Thus, if the Linux user "tester" has installed ACE in their home directory under

/home/tester/ace/Achronix-linux

and saw the error dialog captured above about the Speedster7t library, then ACE was unable to find (or potentially experienced permission issues when attempting to read) the file:

/home/tester/ace/Achronix-linux/libraries/speedster7t/reserved_module_names.txt

To solve the problem, contact Achronix technical support for help on correctly installing both ACE and the associated device overlay file(s) in the appropriate location.

Startup Error - ACE is Unable to Connect on Port NNNN of Localhost

This problem is reported by the ACE GUI at startup with the following (rather verbose) "Startup Error" dialog:

0	Startup	e Error
	8	Timeout occured when attempting to open a socket connection on port of localhost, between the ACE GUI program and the acx backend program (which contains the datamodel and TCL interpreter). This is typically caused by either a firewall setting on the host machine, or by RLM license configuration issues. For help diagnosing and fixing this problem, please see the ACE User Guide's Troubleshooting section.
		Shutting down.
		Close

To Determine Whether ACE is Experiencing a Firewall or Licensing Problem

Attempting to run ACE in batch mode (with ace -batch, see Running ACE (see page 245)) can help determine the source of the problem. In batch mode, the GUI is not used; therefore, no socket connection is needed between the GUI and the acx backend.

If batch mode ACE does not start, or takes more than 60 seconds before providing the Tcl command prompt (regardless of whether or not ACE reports license errors), then there's a licensing configuration problem.

If batch mode ACE starts successfully in less than 60 seconds, then there is a firewall configuration problem.

Though unlikely, realize it is possible for both firewall and licensing problems to occur for the same user. Users might need to first fix a firewall problem, and then fix a licensing problem. After attempting one kind of fix, if the dialog continues to appear, users should re-diagnose the problem to verify whether the same issue is still occurring, or whether a new issue is occurring but showing the same symptom.

Once batch mode is started, you can exit ACE batch mode by typing "exit" or "quit" and pressing Enter.

If it is a Firewall Problem

ACE always uses localhost (IPv4 address 127.0.0.1) TCP sockets to communicate between the ACE GUI program and the ACE backend program acx (the pure textual TCL interface when ACE is started with 'ace -b' or 'ace -batch'; see Running ACE (see page 245) for details). In most cases, the required localhost sockets are already configured to be available, but in highly restricted network environments, the required localhost sockets may need special permissions to be added to the firewall of the workstation running ACE. Users may need help from their local system administrator and /or network administrator to properly configure their firewall to allow the necessary network traffic.

By default, ACE uses an automatically chosen unused (free) TCP port socket somewhere in the range 1024-65535. This automatically chosen port number may change every time ACE is started.

To force ACE to use a specific TCP port number (and thus require only a single hole poked in the firewall for each executable), add the "-acxport <portnumber>" commandline option when starting ACE (where <portnumber> is the desired TCP port number in decimal). Users must ask their network or system administrator exactly which port number should be specified - this will be the same port number the administrator opened for each executable in the firewall.

Please contact Achronix Technical Support if problems persist.

In some licensing configurations, additional firewall ports may need to be opened specifically for the licensing software. Refer to the *ACE Installation and Licensing Guide* (UG002) for details.

If it is a Licensing Problem

A socket connection timeout can also occur when the GUI is attempting to open a connection to the acx backend before the acx backend is ready. This situation can occur if the acx backend is having trouble finding licenses for ACE itself, or for the FPGA/eFPGA devices currently installed for ACE. This long, slow license search is most often seen when ACE is configured to find its license on one or more license servers, and one of those specified servers is not actually a license server (typos and license server migrations being the frequent causes).

Refer to the *ACE Installation and Licensing Guide* (UG002) for details on how to determine the workstation's current RLM license configuration, and how to diagnose and fix what might be going wrong. Frequently, it is simply a matter of correcting or removing the incorrect license server setting in the "RLM_LICENSE" environment variable. Contact Achronix Technical Support if problems persist.

Workaround: Extending the Timeout

This workaround is not generally recommended, but in cases where there are transient networking or license server problems, it may be necessary to extend the ACE socket initialization timeout value to be more permissive. To extend the timeout, set the environment variable "ACX_GUI_INIT_TIMEOUT_SECONDS" to a decimal number > 60. Incorrect numeric values cause a warning to be logged, but are ignored. Please work with your IT department for help setting the environment variable.

Multiprocess Summary Report shows "No Timing Results Found" for Successfully run Implementations with Existing Timing Reports

In cases of high network file system read/write latency, it is possible that the multiprocess system might not find the required timing information within the allowed period after the external process has completed execution (most likely to occur when using external job submission systems). Sometimes the file writes occurring on the remote machine might be cached for a while, and not immediately written to the NFS drive, so that when the ACE Multiprocess system notices that the spawned process has completed, it does not find the needed timing information on the NFS drive. Therefore, the file read attempt times out, and Multiprocess gives up looking.

For these cases, there's a user preference on the Multiprocess: Configure Custom Job Submission Tool Preference Page (see page 204) called **Allowed seconds of NFS write latency**. To fix the problem, increase the value of this preference to allow more time between when a the implementation's flow process has completed and when ACE gives up looking for the expected timing information for that completed implementation.

Windows: ACE Incorrectly Reports Read/Write File Permission Problems

In some cases, the ACE GUI may report a file permissions error when attempting to read or write a file on a network drive, when the permissions should actually allow the attempted read or write. As a workaround, please move the affected project to a local, non-network drive location.

Windows: ACE GUI Shown as "Not Responding"

In rare cases, when the user first changes to the Floorplanner Perspective, the ACE GUI window may become solid grey, and the title bar may change to read something like "ACE - Achronix CAD Environment - *designName* - *implementationName* - (*deviceName*) - (Not Responding)". When this problem has been reported, it has always been the case that the Floorplanner is taking too long to repaint.

The Windows operating system requires that applications check-in every five seconds, or the application is deemed nonresponsive. Non-responsive applications are given a figurative kick-in-the-pants by Windows, and asked to repaint the screen. When the screen paint itself is taking more than five seconds, as may happen with poor Floorplanner Optimization settings, an application can be forced into an effective infinite-loop of paint requests from the operating system.

If a Windows user ever notices the ACE GUI being called non-responsive by Windows (check the application title bar), ACE has most likely entered this looped painting state. To escape this state, change back to the Project perspective (or any other perspective without the Floorplanner view visible), then navigate to the the Floorplanner View Optimizations Preference Page (see page 198), (**Window** \rightarrow **Preferences** \rightarrow **Floorplanner View Optimizations**) and ensure that

Enable Incremental Rendering and Render large areas as smaller tiled areas are both enabled for the current design's complexity level.

Note

Both are enabled by default for everything except trivial designs. Press the **Restore Defaults** button to return to the default settings. If both are already enabled, and the non-responsive state still occurs, please call Achronix Technical Support for guidance on further Floorplanner Optimization tweaks.

Linux: Resource Limits: ACE Reports an OutOfMemory Error, But There is Plenty of Free Memory Available

Note

When an OutOfMemory error is reported by ACE, users should always verify that there is sufficient physical and virtual memory available to run ACE. Running out of physical or virtual memory is the true cause of the error message in >95% of the cases reported.

Consult an Achronix FAE if the ACE memory requirements are unknown for the available licensed Achronix target devices.

There are several types of resource exhaustion in Linux that may be reported as an OutOfMemoryError. Insufficient thread and/or file resources may have similar error reports in some cases.

In some OS configurations, Linux can create a new thread for each file opened, so even when thread resource limits are mentioned in the detailed error message, it could be a case where the file limits (max files open simultaneously) are set too low for the user.

A quick fix attempt would be, before the user starts ACE, to have the user close all other running programs which could have files open. If this works, then the file limits are very likely the problem. But even if this doesn't help on the first attempt, the root problem could still be due to file limits.

In the bash shell, (other shells use different, but often similar, commands,) this is typically managed with the 'ulimit' command. Users can query all their current ulimit settings using 'ulimit -a', or can query just the open file limit with ' ulimit -n'.

To see if a higher file limit helps, if (for example) the current open files value is 1000, try raising it to 2000, then run ACE. To increase the file limit in this way using the bash shell, use the command 'ulimit -n 2000'. Lucky users might be able to remove the limit entirely with 'ulimit -n unlimited'. (Again, users of other shells will need to use a different command.)

It is highly recommended that these file limit changes be done under the supervision of the system administrator. System administrators will often apply upper bounds for such ulimit assignments, and individual users won't be able to exceed those upper bounds without system administrator assistance.

If raising the open files limit does then allow ACE to launch correctly, the new raised limit should be applied to the user's ' ~/.bashrc' (or similar) files loaded at shell startup, again with help from the system administrator if necessary. (Alternately, if permissions allow it, the user could create a script used to start ACE. In that script, the file limit could be temporarily raised before starting ACE, and then lowered again once ACE completes execution.)

Linux: In the twm Window Manager, the First Time the ACE GUI is Started After Installation, the ACE Window is so Small Users Might not See it

Currently, twm is ignoring the ACE GUI's attempts to set its own initial application window size and location. After ACE is installed (and until the user moves and resizes the window), the ACE window will be in the upper-left corner of the screen, with tiny dimensions (we've seen it as small as 7 pixels wide by 7 pixels tall). This tiny window is often not noticed by users, especially if users already have a minimized application icon in that region of their screen.

Once ACE is running in that tiny window, twm users can move and enlarge the ACE window in the same manner they would with any other running application window in twm.

ACE does not support the twm standard of choosing the application window's position and dimensions at startup with command-line arguments. Instead, ACE will remember the position and dimensions at application shutdown, and the next time the application is started, ACE will return to that same position and dimension from the last ACE session.

Linux: Odd Behavior When Using X DISPLAY Forwarding if the X Client and X Server Are More than One Major Revision Apart

When running the ACE GUI, the host workstation and display workstation must be at most one OS major revision apart (CentOS5 can talk to CentOS6, but CentOS5 should not talk to CentOS7).

RHEL and CentOS only support X DISPLAY redirection across adjacent major operating system revisions. There are known problems when (for example) applications like the ACE GUI are running on CentOS 6 but having their X DISPLAY redirected to a CentOS 4 workstation, or vice-versa. Users attempting to bridge multiple OS revisions in this way will see GUI painting errors and mouse handling errors, especially for drag-and-drop operations. Some users have also reported hung GUIs and application crashes when they attempted to host ACE on CentOS 6 and display on RHEL4.

Because the operating system vendor does not support this behavior, Achronix is unable to support it.

Linux: ACE Menus Do Not Show Icons Next to the Action Names

Most actions within ACE are intended to have an associated graphical icon. This icon is able to be displayed in the dropdown menus within ACE. If no icons are displayed next to actions in menus, this behavior is caused by the user's GTK+2 configuration that has disabled the icons.

To re-enable icons for all GTK+2 applications (not just ACE), the following command should reset their display. As this issue is the result of GTK+2 functionality, and not ACE functionality, this tweak is not officially supported by Achronix.

gconftool-2 --type boolean --set /desktop/gnome/interface/menus_have_icons true

Linux: ACE ignores LD_LIBRARY_PATH

In the majority of cases, the ACE GUI will crash when it encounters custom/obsolete libraries through an assigned LD_LIBRARY_PATH environment variable.

Because of this, by default ACE intentionally ignores preassigned LD_LIBRARY_PATH values when it starts.

Warning!

Achronix does not support ACE when forced to run using LD_LIBRARY_PATH.

At their own risk, users may add the command-line argument "-enable_ld_library_path" to force ACE to keep the preassigned LD_LIBARY_PATH value at startup.

./ace -enable_ld_library_path

Linux: Incompatible Default Web Browser

Caution!

The following content is not relevant to ACE releases prior to v7.1, which all lacked support for GTK+3. The following content is only relevant to releases that support GTK+3, meaning ACE v7.1 and later.

🖸 64-bit	HTML Browser not available		×
0	ACE could not find a compatible 64-bit embeddable HTML browser on you system. Please read the ACE Release Notes for the workarounds available on you platform.		
	C	lose	

At startup, ACE tries to find a compatible 64-bit embeddable HTML browser already installed on the system, so that ACE can be used to display HTML reports and help content. If no such embeddable browser is detected within the Linux installation, ACE shows the warning dialog above and reverts to a primitive fallback HTML browser (which has slightly reduced functionality and known stability issues on some platforms, but is still better than nothing).

Starting with ACE v7.0, ACE now uses WebKitGTK (instead of Mozilla XulRunner) to display HTML web pages within ACE. This is used for both the help system and HTML report browsing.

Starting with ACE v7.1, ACE added support for GTK+3, and is thus able to use WebKit2GTK as well (WebKit2GTK is the successor to WebKitGTK).

Mozilla XulRunner (used in earlier versions of ACE) was replaced by WebKitGTK because XulRunner is not compatible with GTK+3, and is thus is no longer reliably found within modern Linux distributions. In contrast, multiple versions of WebKitGTK are typically available in every Linux distribution.

RHEL/CentOS v6.x and v7.x customers are not expected to experience any problems with web browser support. Customers running on unsupported Linux distros may need to perform additional steps to ensure ACE has a compatible web browser framework available if the fallback reduced-functionality browser proves to be unstable.

Solution

To solve reported web browser incompatibility problems, the user should work with their IT department to install an ACEcompatible 64-bit web browser in their distribution. For RHEL/CentOS6 (and other GTK+2 Linux distros using the "classic" GUI interface), ACE-compatible 64-bit web browser libraries include WebKitGTK+ 1.2.x and newer, or 2.x and newer, but only if compiled for GTK+2 support (this typically excludes all versions of WebKit2GTK).

For RHEL/CentOS7 (and other GTK+3 Linux distros using the "modern" GUI interface), any WebKitGTK or WebKit2GTK packages compiled for GTK+3 support are expected to work, regardless of version number, though the latest versions from the official distro repositories are expected to be the fastest and most stable.

Details

GTK+2

For GTK+2 Linux distros (like RHEL/CentOS6), with the assistance of a system administrator, users will need to install a GTK+2 compatible version of WebKitGTK. This is expected to be a package named "webkitgtk.x86_64", currently with a version of 2.4.9 or later, though any version after 1.2.x is expected to work, as long as it is compatible with GTK+2. The needed package is found within the official RHEL/CentOS6 distribution repositories and is typically installed by default.

Note

There are no known available packages for WebKit2 compatible with GTK+2.

GTK+3

For GTK+3 Linux distros (like RHEL/CentOS7), with the assistance of a system administrator, users will need to install a GTK+3 compatible version of WebKitGTK *or* WebKit2GTK. In RHEL/CentOS, these are expected to be either of the following:

- (preferred) a package named "webkitgtk4.x86_64", which contains WebKit2 compiled for GTK+3
- (also acceptable) a package named "webkitgtk3.x86_64", which contains WebKit compiled for GTK+3; recommended is a version of 2.4.9 or later, though any version after 1.2.x should work, as long as it is compatible with GTK+3

The needed packages are found within the official RHEL/CentOS7 distribution repositories and are often installed by default.

Additional Information

RHEL/CentOS7

RHEL/CentOS7 includes versions of WebKitGTK+3 (the package "webkit3.x86_64") and WebKit2GTK+3 (the package "webkit4.x86_64") within the official release repositories. Both of these are compatible with ACE when running on RHEL /CentOS7. Both of these packages are often installed by default.

When using GTK3, if browser problems are experienced, it might be necessary to force WebKit2 to be disabled

WebKit2 support is only available in combination with GTK+3 support, and thus requires the "modern" UI framework available in ACE v7.1 and later.

On GTK+3, ACE will use WebKit2 by default when found. If problems are experienced, users might find it necessary to force ACE to use the older, more stable WebKit(1) instead, by disabling WebKit2 support.

Setting the system environment variable "SWT_WEBKIT2=0" before running ace will disallow WebKit2 and thus force ACE to use the older WebKit(1) support. With GTK+2, requiring the package "webkitgtk.x86_64" (on RHEL /CentOS6), while with GTK+3, requires the package "webkitgtk3.x86_64" (on RHEL/CentOS7). Setting the system environment variable "SWT_WEBKIT2=1" before running ace enables WebKit2 support in GTK+3, if the package "webkitgtk4.x86_64" is found (in RHEL/CentOS7). This is the default mode starting in

ACE v7.1. However, this setting does nothing useful when ACE is running with GTK+2, since WebKit2 is typically incompatible with GTK+2, and thus only the older WebKit(1) will be used with GTK+2.

RHEL/CentOS6

ACE is fully compatible with RHEL/CentOS6 using the inbuilt WebKitGTK+2 package (named "webkitgtk.x86_64").

WebKit and WebKitGTK Technical Details

There are two main APIs for WebKit development. These are known as WebKit2 (the latest edition), and its predecessor known as WebKit (also sometimes referred to for clarity as WebKit(1) or WebKit[1]). There are many released versions of each, including (confusingly) WebKit(1) version 2.*x.y*, which is incompatible with WebKit2.

Versions of WebKit and WebKit2 can be compiled to support GTK+2 or GTK+3, which are then all grouped under the WebKitGTK name/prefix in RHEL/CentOS. (Some other Linux distributions have chosen a clearer delineation by using the names WebKitGTK and WebKit2GTK.)

Over time, WebKitGTK has been made available as several package names for RHEL/CentOS, corresponding to the various combinations of support for GTK+2/GTK+3 and WebKit(1)/WebKit2.

- webkitgtk: WebKit(1) compiled for GTK+2 (found in the official RHEL/CentOS6 repositories; found in non-official community repositories for RHEL/CentOS7)
- webkitgtk2: WebKit2 compiled for GTK+2? (not available for RHEL/CentOS; this appears to only have been an option during the very early development of WebKit2?)
- webkitgtk3: WebKit(1) compiled for GTK+3 (incompatible with CentOS6; found in the official RHEL/CentOS7 repositories)
- webkitgtk4: WebKit2 compiled for GTK+3 (incompatible with CentOS6; found in the official RHEL/CentOS7 repositories; this is the WebKitGTK package most actively developed/supported for RHEL/CentOS)

Other (Unsupported) Linux Distros

Note for unsupported Linux distros

Alternate distributions of Linux are likely to use different package naming schemes than those shown above for RHEL/CentOS.

The naming standards for WebKitGTK packages targeting GTK+2, GTK+3, WebKit, and WebKit2 are non-obvious, and are thus difficult to understand. It is unfortunately very easy to confuse versions of WebKitGTK(1) v2.x with versions of WebKit2GTK, even though they're incompatible.

A package management tool (like 'yum' on RHEL/CentOS) is the best way to research these versions/dependencies, as well as perform the eventual package installation.

A website that can assist with the navigation of the confusing WebKitGTK names and versions is pkgs.org. At that site, search for "webkitgtk" in your chosen Linux distribution, find one that will work with the required version of GTK+, and then install it with the local package management tool.

The "classic" and "modern" Eclipse UI Frameworks

Achronix uses two versions of the Eclipse framework to build the ACE application for Linux GTK. At startup, ACE looks up which RHEL or CentOS distro version is running and chooses the appropriate version of the Eclipse framework to be used for the duration of the session:

- For RHEL and CentOS 7 and later, ACE uses a more 'modern' version of the Eclipse framework, v4.10 (codename 2018-12). This is the UI framework with GTK+3 support.
- For RHEL and CentOS 6, and for improved backwards compatibility with (older) unsupported Linux distros, ACE also ships a 'classic' version of the Eclipse framework, v4.6 (codename Neon). This is the UI framework with GTK+2 support.
- If ACE is unable to determine the RHEL/CentOS version (as would happen on unsupported distros), ACE defaults to using the 'modern' Eclipse v4.10 (codename 2018-12) framework.

The GTK+2 compatible classic v4.6 (Neon) version of the Eclipse framework may be forced by starting the ace launcher with the '_force_classic_ui' command-line argument. This framework version is required for RHEL/CentOS 6 since the OS only supports GTK+2. This classic version may also run acceptably on RHEL/CentOS 7 and later if GTK+2 (and a related version of WebKitGTK) is installed.

Note

This classic framework version *requires* GTK+2 v2.18 or later.

The more modern v4.10 (2018-12) version of the Eclipse framework, which is incompatible with GTK+2, may be forced by starting the ace launcher with the '-force_modern_ui' command-line argument. This framework version *requires* GTK+3 v3.8 or later, which is why it will not work with RHEL/CentOS 6. This more modern version is strongly recommended on all desktop environments compatible with GTK+3.

For the complete (and painful) details on getting the Eclipse v4.6 (Neon) and v4.10 (2018-12) frameworks working (with various versions of web browsers, GTK, Cairo, Wayland, etc.) on unsupported Linux distros, refer to the Eclipse SWT FAQ at https://www.eclipse.org/swt/faq.php

Linux: GTK+3: ACE Requires an Unusually Large Amount of Virtual Memory (Due to WebKit2)

Note

Linux users running on GTK+2 (for example, on RHEL6 or CentOS6) can ignore this section. WebKit2 is not available on GTK+2, thus it will not affect GTK+2 users (or their virtual memory allocations).

When running on GTK+3 versions of Linux (such as RHEL7 or CentOS7), the Eclipse framework underlying ACE defaults to using the WebKit2 HTML browser framework. This framework uses large amounts of virtual memory (sometimes more than 100GB), apparently as part of the browser's security model. At the present time, there appears to be no way (through the Eclipse framework) for Achronix to ask/force WebKit2 to use less virtual memory in ACE.

If these large amounts of virtual memory are causing problems, it is possible to make the Eclipse framework (and thus ACE) use the older WebKit(1) HTML browser instead of WebKit2. The older WebKit(1) browser framework does not require large amounts of virtual memory.

To force the Eclipse framework underlying ACE to use WebKit(1) instead of WebKit2, before starting ACE, set the system environment variable "SWT_WEBKIT2" to "0", using "export" or "setenv" (as appropriate to your choice of shells).

```
In bash:
$ export SWT_WEBKIT2=0
$ ./ace
In csh/tcsh:
$ setenv SWT_WEBKIT2 0
$ ./ace
```

If WebKit2 has already been disabled in this manner, and the user wishes to re-enable it, simply set the environment variable "SWT_WEBKIT2" back to "1", and restart ACE.

Linux: ACE Draws Slowly Onscreen (or Looks Ugly); can I Change This?

Themes

A

ACE currently uses the GTK widgets library in Linux, which supports Theme customization. Thus the look and feel of ACE can be modified by changing what is called the "application GTK widgets theme/style/appearance" (the exact name will vary) setting in Linux.

Note: Achronix does not recommend the use of the theme 'Oxygen-gtk' with ACE.

The 'Oxygen-gtk' theme engine from KDE is known to cause many errors with the Eclipse framework underlying ACE. Because of the instability, and because it is not supported by GTK themselves, the Eclipse framework team strongly recommends against its use. Because ACE uses the Eclipse frameworks, ACE is unable to support running on the 'Oxygen-gtk' theme.

Customers choosing to run ACE on systems with KDE installed should select a different GTK+ widget theme, not 'Oxygen-gtk'.

"Dark" themes are not supported in ACE.

At this time, ACE does not support any "dark" themes. Customers desiring ACE support for dark themes should request "dark theme support" as an ACE feature enhancement so it can be prioritized appropriately.

The exact setting to change the GTK Application Widgets Theme will vary by Linux distribution and version, as well as by desktop manager and version.

Under CentOS6 Gnome, for example: System \rightarrow Preferences \rightarrow Appearance \rightarrow Theme

Under CentOS6 KDE, for example: at the command prompt, start "gnome-appearance-properties", which opens the GTK+ Theme chooser

Under CentOS7 Gnome, for example: **Gnome Tweak Tool** \rightarrow **Appearance** \rightarrow **Theme** \rightarrow **GTK+** Under CentOS7 MATE, for example:

 $\textbf{System} \rightarrow \textbf{Preferences} \rightarrow \textbf{Look} \text{ and } \textbf{Feel} \rightarrow \textbf{Appearance} \rightarrow \textbf{Theme} \rightarrow \textbf{Customize...} \rightarrow \textbf{Controls}$

Users should consult with their local System Administrator for additional details regarding the configuration of GTK+2 and /or GTK+3 for their local Linux installation.

Themes and GTK2 (RHEL/CentOS6)

Changing themes will not only alter the appearance of ACE, but it can also change the rendering speed of the widgets themselves. GTK+2 themes appearing simple/flat/square (like 'Mist', 'Simple', and 'ThinIce') can be faster to render than complex/rounded themes (like 'GrandCanyon' or 'eXperience'). At some customer sites (like those with poor bandwidth or high network latency between the X server and the X client), the choice of themes may have a significant impact upon the perceived ACE render performance. For these sites with serious render latency issues, customers might find it useful to test/compare the performance of their installed Themes using one of the free open-source tools available on the internet.

Themes and GTK3 (RHEL/CentOS7)

The default GTK+3 theme 'Adwaita' is the only theme supported by ACE when running on GTK+3

The Eclipse GUI framework underlying ACE only guarantees correct behavior and appearance on GTK+3 when the Adwaita GTK+3 theme is in use. Thus ACE is only officially supported running on the Adwaita GTK+3 theme. Because Adwaita is the default GTK+3 theme in RHEL/CentOS7, this restriction is not expected to be a problem for most users.

At this time, the default GTK+3/Gnome theme 'Adwaita' is the strongly recommended choice for best results on GTK+3.

For customers desiring to use an alternate (non-Adwaita) theme on GTK+3, Achronix recommends that GTK+ v3.22 or later (available as of RHEL/CentOS 7.4) be used with ACE if possible, because those GTK+ versions are reportedly the "final, stable" release of GTK+3, and are thus the most stable with other themes. All releases prior to v3.22 were considered by the GTK+ team to be (unstable) development releases, and should thus be avoided/upgraded if possible.

Again, if the version of GTK+3 at a customer site is a release prior to v3.22, then only the 'Adwaita' GTK theme can be recommended by Achronix for best results with ACE (and all other tools built upon the Eclipse frameworks).

Customers running Linux distributions other than RHEL/CentOS might also have good results with whatever GTK+3 Theme is enabled by default with their distro, but this is only recommended if the Adwaita theme is not available.

Themes for RHEL/CentOS 7.2 and later (Linux using GTK3.14+)

When running on GTK3.14+, ACE enforces the usage of the Adwaita theme for the ACE application itself, regardless of what theme is chosen by the OS or desktop environment. This is done to maximize application performance and stability.

Customers wishing to use alternate (non-Adwaita) themes do so at their own risk – stability issues and render bugs are likely to occur, according to the Eclipse framework support forums.

By starting ACE with the command-line argument '-keep_user_gtk_theme', ACE will stop enforcing the usage of the Adwaita theme.

Themes for RHEL/CentOS 7.0 and 7.1 (Linux using GTK3 prior to version 3.14)

ACE is unable to enforce the use of the Adwaita theme with older versions of GTK3. Users noticing painting or stability problems in the GUI may need to manually choose the "Adwaita" theme at the system level. See the previous section (see page 523) about picking a GTK Application Widgets Theme for more details.

A

Animations and Other Effects

While desktop, application/window, and widget animations can improve the feel of applications for some users, other users will want to avoid the negative performance impacts.

Within ACE itself, a few supplemental animations can be enabled and disabled through an ACE preference setting. This is found as a checkbox at:

$\textbf{Window} \rightarrow \textbf{Preferences} \rightarrow \textbf{General} \rightarrow \textbf{Appearance} \rightarrow \textbf{Enable Animations}$

Additional animations and special effects are not managed by ACE itself. Often these are controlled within the Desktop Window Manager (exact locations of these settings vary significantly, with some settings available only through the manual editing of Linux configuration files), and some animations may vary even with the user's choice of GTK Theme.

Under CentOS6 Gnome, for example, desktop effects can be found at:

System \rightarrow Preferences \rightarrow Desktop Effects

Under CentOS6 KDE, for example, animation and other special effects can be found at:

System Settings → Desktop Effects

Under CentOS7 Gnome, for example, animations settings can be found at:

$\textbf{Tweak Tool} \rightarrow \textbf{Appearance} \rightarrow \textbf{Enable animations}$

Under CentOS7 KDE, for example, multiple animation settings can be found at:

System Settings \rightarrow Desktop Effects

Users should consult with their local System Administrator for additional details regarding the configuration of desktop, application, and widget animations and special effects for their local Linux installation.

Linux: Views and Editors Detach when Dragged Instead of Docking in the Workbench

There is currently a known GTK theme bug (*Linux-only*) in the Eclipse application frameworks underlying ACE that causes view/editor tab docking (including tab re-arrangement) to fail when the Help Window is used. This bug can occur even when the Help Window is minimized; some part of the underlying frameworks is remembering the window size /location despite minimization.

This bug currently appears to be dependent upon which GTK Theme is being used by the Linux window manager. (This theme choice is configured outside ACE.)

There are three workarounds to allow docking when this bug occurs:

- Close the Help Window while performing the view/editor tab movement operations, and then re-open the Help Window when the movements are completed. (Minimizing the Help Window is not enough. The Help Window must be closed.)
- Shrink and move both the ACE window and the Help Window to a size/location where they do not intersect, then
 change the view/editor tab locations within the Workbench, then restore the desired Workbench and Help window
 sizes/locations.
- Work with the local Linux system administrator to change the GTK theme being used, or try to update to a newer /patched version of the chosen GTK theme.
 Some versions of the Clearlooks and Glider themes seem most likely to exhibit the problem. We have not yet heard any reports of the bug being observed when the system default GTK themes (System on CentOS6 and Adwaita on CentOS7) were in use.

See the previous section titled Themes (see page 523) for more information on choosing an alternative theme in Linux.

Linux: CDE: Dialogs and Wizards Sometimes Appear Behind the Main ACE Window, Especially After Minimize/Maximize

This problem has only been observed at sites running an X server on RHEL/CentOS and the X client on CDE running within SunOS/Solaris. *This configuration is not officially supported*. (Achronix does not support running ACE where either the X server or the X client are on anything except supported operating systems. See the release notes accompanying ACE to determine the exact supported OS versions for a given ACE release.)

CDE has known inter-window focus issues when displaying GTK applications using the default CDE configuration. This problem is not unique to ACE, nor is it something over which ACE has any control whatsoever.

As an example, IBM tools also experience similar problems. A good description of a fix for the issue is in the IBM support forums at: http://www-1.ibm.com/support/docview.wss?uid=swg21124274

Paraphrased workaround from the IBM support forums

Basically, the problem is caused by an awkward default setting of CDE that allows modal dialogs to be hidden behind other (parent) windows.

To replace this default setting with a more sane one, the following line needs to be added to \$HOME/.Xdefaults:

Dtwm*secondariesOnTop: True

After that, reload the Xdefaults and restart the window manager. Finally, it may be necessary to also update **CDE Style Manager** \rightarrow **Windows** where "**Allow Primary windows on top**" should not be enabled (uncheck the checkbox).

If this specific workaround from IBM tech support does not solve the problem in the local CDE configuration, please perform a web search (using similar terminology) with the assistance of a local system administrator to find and apply the fix/workaround for the local Linux window manager configuration.

Achronix does not support running ACE on any combinations of Solaris/SunOS/CDE. Consult with a local System Administrator before making these or similar changes on SunOS or Solaris or CDE.

Upgrading an ACE Installation

① This is also supposed to be covered in the ACE Installation Guide (UG002).

On Windows

Achronix presently does not support multiple parallel versions of ACE on the same machine. Thus before upgrading ACE, the prior version should be uninstalled.

- 1. Disconnect any USB Bitporters
- 2. (If a node-locked license is being used for ACE:) Copy the license/*.lic file from the ACE installation directory to another location (somewhere not under the ACE installation directory).
- 3. Uninstall the prior version of ACE
- 4. Install the desired version of ACE
- 5. (If a node-locked license is being used for ACE:) Copy the license/*.lic file back to the proper location within the new ACE installation directory.

- 6. Re-connect any USB Bitporters
- 7. Run ACE

Installing multiple versions of ACE at the same time is not supported in Windows

Unsupported: Installing multiple versions of ACE at once

This is not officially supported due to limitations in the existing installer/uninstaller framework used by ACE. We do hope to support this scenario in a future ACE release. Unsupported Workaround:

- 1. Disconnect any USB Bitporters
- 2. Install each version of ACE into a separate directory. See the directions below regarding uninstalls.
- 3. Re-connect any USB Bitporters
- 4. Run the desired version of ACE.

Be aware that the most recently installed version of ACE will also be the first one in the PATH

environment variable, which will affect which version of ACE and acx_stapl_player gets executed if/when running those tools manually from the Command Prompt.

Unsupported: Uninstalling ACE after having previously installed multiple versions of ACE at once

This scenario is not officially supported, though we do hope to remedy this in a future version of ACE. At this time, the ACE uninstaller is only able to uninstall the most-recently-installed version of ACE. (Note that this is not the same as the most recent release of ACE.)

Unsupported Workaround (if the version-to-be-uninstalled is not the version most recently installed):

- 1. Disconnect any USB Bitporters
- 2. Re-install the EXACT version of ACE you wish to uninstall on-top-of itself. *The installation directory must match exactly.*
- 3. Uninstall that unwanted version of ACE. When complete, all remnants of that ACE version should have been removed.
- 4. Repeat steps 2 and 3 (re-install, then uninstall) for each remaining unwanted version of ACE.
- 5. Re-install the current favorite version of ACE on-top-of itself. This will ensure the favorite version of ACE is once-again the first version in the PATH environment variable (required when running "ace" and " acx_stapl_player" from the Command Prompt), and will also make the uninstaller once-again aware of that version.
- 6. Re-connect any USB Bitporters

On Linux

Each version of ACE must be installed into a new, empty directory! Never install ACE in the same directory as a prior install.

- 1. Create a new directory to contain the new version of ACE
- 2. Untar ACE into the new directory

3. Run ACE

GUI Problems after Upgrading?

In rare cases after an upgrade, (almost always when a user mistakenly installs a different version of ACE on top of an existing prior installation,) ACE GUI errors or crashes may occur, especially in the IP Editors.

If the user doesn't wish to perform an uninstall/reinstall of ACE, the following steps will often solve the problem:

- 1. Delete the ".eclipse" subdirectory (the leading '.' is important!) in the user's home directory.
 - (Windows:) typically "C:\Users\username\.eclipse\"
 - (Linux:) typically "/home/username/.eclipse/"

Caution!

This subdirectory is hidden in Linux; if you don't know what this means or how to find it, please ask your system administrator for help.

2. Try running ACE again

If problems persist:

- 1. Contact Achronix Technical Support, providing the following log files along with a description of the problem you encountered:
 - (Windows):
 - a. "C:\Users\username\.achronix\ace_timestamp.log" where timestamp is year_month_day_hour_minute_second. (Typically the crash occurred in the most recent log file.) For example: "C:\Users\patsmith\.achronix\ace_2018_12_02_16_06_58.log"
 - b. "C:\Users\username\.achronix\workspace_version\framework\.metadata\.log" where version is the version of ACE which is being run, and framework is the Eclipse framework version underlying ACE. For example: "C:\Users\patsmith\.eclipse\workspace_7.1\e46\.metadata\.log"
 - (Linux)
 - a. "\home\username\.achronix\ace_timestamp.log" where timestamp is year_month_day_hour_minute_second. (Typically the crash occurred in the most recent log file.) For example: "\home\patsmith\.achronix\ace_2018_12_02_16_06_58.log"
 - b. "\home\username\.achronix\workspace_version\framework\.metadata\.log" where version is the version of ACE which is being run, and *framework* is the Eclipse framework version underlying ACE. For example: "\home\patsmith\.eclipse\workspace 7.1\e46\.metadata\.log"
- 2. Delete the ".achronix" subdirectory (the leading '.' is important!) in the user's home directory.
- 3. Run ACE

Revision History

Version	Date	Description	
1.0	July 2, 2016	Initial Speedcore document release.	
1.1	October 30, 2016	 Additions: Added new tasks detailing Automatic Flop Pushing into I/O Pads (see page 395) and Working with Virtual I/O (see page 403). Added the page Filter Properties (see page 230) showing all supported filters for the Search Filter Builder Dialog (see page 186), and the find (see page 461), and filter (see page 459) Tcl commands. Added new Speedster16t IP Configuration Editor sections Added Strict Flow Mode in addition to Evaluation and Normal modes to the Options View (see page 127) Added new Task content with additional info about Highlighting Objects in the Floorplanner View (see page 294), and updated cross-references for Views providing Highlight functionality. Added the page Detecting Changes to Project Source Files (see page 279) Integrated the formerly standalone Incremental Compile Tutorial into this guide, under Using Incremental Compilation (Partitions) (see page 343) Updates: Updated the Options View (see page 127) to reflect the latest implementation options. The Clock Domains View (see page 75), Clock Regions View (see page 140) have all been updated to mention support for new actions, and dynamic per-device site type columns Updated the Floorplanner View (see page 89) to reflect the device awareness for Labels and Tooltips in the fly-out palette. Split the Tcl Command Reference (see page 420) into two sections: SDC Commands (see page 420) and ACE Tcl Commands (see page 444). Renamed all occurrences of "SnapShot" to "Snapshot" Renovals: In the Critical Path Diagram View (see page 81), the Layers choices specific to obsolete fabrics have been removed. Associated screenshots and text were be updated. Obsolete commands were removed from the ACE Tcl Commands. (see page 444) 	
		Additions:	

Version	Date	Description
		 Concepts (see page 23): Added ECC support to the Speedster16t BRAM Configuration Editor (see page 30) and Speedster16t FIFO Configuration Editor (see page 59).
		 Tcl Command Reference (see page 420): Added a new Tcl commands category, Interactive Timing Commands. (see page 438)
1.2	November 30, 2016	Updates:
		Concepts (see page 23):
		 In the Floorplanner View (see page 89), the choice "IO Port Names" has been re-added to the Labels and Tooltips options for eFPGA/Speedcore products.
		 Misc flop pushing clarifications in the Options View (see page 127) and Automatic Flop Pushing into I/O Pads (see page 395) pages.
		 Enhanced the description of strict mode error checking on the Flow Mode (see page 222) page.
		• Tcl Command Reference (see page 420): Clarified when the "p:" port name may be used with the set_placement (see page 503) Tcl command.
		Updates:
		Tasks (see page 245):
		 Minor updates for clarity on Automatic Flop Pushing into I/O Pads (see page 395).
		 Removed references to obsolete Bitporter and acx_stapl_player Software Release Notes (RN007).
		Tcl Command Reference (see page 420):
1.2.1	December 23, 2016	 Added details to get_pins (see page 426).
		Corrected error in set_clock_latency (see page 428).
		 Add details for the option -cpu_width <int> to write_bitstream (see page 506).</int>
		 Concepts (see page 23): Removed references to obsolete Bitporter and acx_stapl_player Software Release Notes (RN007).
		 Views (see page 74): Added details on the CPU Bus Width option under the Options View. (see page 127)
		Additions:
2.0_beta	February 1, 2017	 Troubleshooting (see page 509): added section about ACE startup errors regarding localhost TCP ports.
		Additions:
		Concepts (see page 23):
		 Added seventeen new Bitstream generation Implementation Options to the Options View (see page 127) for Speedcore eFPGAs (two options specific to Speedster FPGAs were hidden).

Version	Date	Description
2.0_beta2	February 28, 2017	 Added new preferences to the Project Management Preference Page (see page 208) to disable and/or change the frequency of project source file consistency checks. Updates: Tasks (see page 245): Updated Automatic Flop Pushing into I/O Pads (see page
		 395): the port attribute syn_useiff should no longer be used. Tcl Command Reference (see page 420):
		 add_project_constraints (see page 444) now supports filtering constraints by corner, temperature, and voltage.
		 run_stapl_action (see page 494) now supports STAPL variable initialization overrides with the new -defines option.
		 write_bitstream (see page 506) now supports configurable bit widths for CPU Mode formatted output files.
		 Updated help text for get_pins (see page 426), set_clock_latency (see page 428), set_equivalent_pins. (see page 501)
		Additions:
2.0	May 2, 2017	 Added details regarding Target Device property to the following IP configuration pages: Speedster16t Shift Register Overview Page (see page 72), Speedster16t ROM Overview Page (see page 70), Speedster16t DSP FIR Filter Overview Page (see page 56), Speedster16t BRAM Overview Page (see page 31), Speedster16t LRAM Overview Page (see page 64), Speedster16t LRAM FIFO Overview Page (see page 67), and Speedster16t FIFO Overview Page (see page 59) Tcl Command Reference (see page 420): added set_project_constraints_pvt (see page 504)
		Additions:
		 Views (see page 74): Added new Implementation Options "Move Flip-flop Reset", "Pad Flop Pushing Clock Type", and "Report all temperature corners" to the Options View (see page 127).
0.5		• Tcl Command Reference (see page 420): Added create_boundary_pins (see page 450), export_partition (see page 459), get_ace_ext_dir (see page 463), get_ace_ext_lib (see page 463), get_flow_steps (see page 466), get_report_sweep_temperature_corners (see page 473).
2.5	July 1, 2017	Updates:
		 Concepts (see page 23): New IP Configuration Dialog (see page 179) now prohibits IP module name collisions with Achronix's reserved module names.
		 Concepts (see page 23): The Flow Steps (see page 218) page now includes a table of flow step names and IDs.
		 Concepts (see page 23): The Speedster16t BRAM Configuration Editor now supports "Simple Dual Port with Soft ECC".
		Additions:

Version	Date	Description
		 Tcl Command Reference (see page 420): Added get_partition_names (see page 470), move_project_netlists (see page 479), write_partition_blackbox (see page 508), write_partition_db (see page 508). Updates:
		Concepts (see page 23):
2.9	September 24, 2017	 The Multiprocess Summary Report (see page 225) now supports the Timing Analysis "Report all temperature corners" implementation option, and shows additional columns of timing data for each reported PVT combination. Peak memory usage is now reported alongside the runtimes. Clarity of results is improved in cases where the report contains a mix of Sign-Off timing data for some implementations and Post-Route timing data for other implementations.
		 The Snapshot Debugger View (see page 159) has been significantly updated to reflect the latest Snapshot Version 3 enhancements.
		 Configure JTAG Connection Preference Page (see page 191) updated with details regarding multi-device scan chains.
		 Tasks (see page 245): The entire section regarding Running the Snapshot Debugger (see page 314) has been updated to reflect the latest Snapshot Version 3 enhancements. These include new features like: Startup Trigger; Edge Triggering; configurable monitor, trigger, and stimuli widths; Repetitive Trigger mode; etc. For complete details, see the <i>Snapshot User Guide</i> appropriate to each Achronix device family.
		Additions:
		 Concepts (see page 23): Added supplemental information describing Timing Across All Temperature Corners (see page 232)
		 Tcl Command Reference (see page 420): Added new commands: export_all_partitions (see page 459), generate_route_delay_table (see page 463), insert_delay (see page 477)
		Updates:
		Concepts (see page 23):
		 On the Configure JTAG Connection Preference Page (see page 191), corrected misleading information regarding multi-device scan chains, and removed now-obsolete configuration settings (for pod type and connection type).
		 Removed now-obsolete information from the Options View (see page 127) regarding JTAG configuration settings.
		 In the Flow View (see page 97), added the Warning icon to the icons table. The icon is primarily used to indicate out-of-sync files, as described in Detecting Changes to Project Source Files (see page 279).
		Tasks (see page 245):
2.10	December 24, 2017	 The Configuring the JTAG Connection (see page 310) page was updated to further clarify details regarding multi-device scan chains, and to remove mention of now-obsolete configuration settings (for pod type and connection type).

Version	Date	Description
		 The Generating Timing Reports (see page 303) page was updated with additional information about multiple temperature corners and related Tcl commands.
		 The Running Multiple Flows in Parallel (see page 263) page was updated to clarify why external job submission systems must use synchronous/blocking commands, and why asynchronous/non-blocking commands can potentially cause serious problems.
		 The Single-Process Incremental Compile Tutorial (see page 346) was updated for clarity
		 The Snapshot Design Flow (see page 314) received an updated diagram
		• Tcl Command Reference (see page 420): Updated create_boundary_pins (see page 450), create_flow_step (see page 450), export_partition (see page 459), run_fpga_download (see page 490), save_properties (see page 499), write_partition_blackbox (see page 508), write_partition_db (see page 508)
		 Troubleshooting (see page 509): enhanced information regarding ACE error codes
		Additions:
		Concepts (see page 23):
		 Added new page describing various supported ACE Verilog Attributes (see page 227) that can be applied to instances, nets, pin, ports, or other objects in the ACE datamodel.
		 Described the new Properties View (see page 148)
		 Added a description of the Implementation Options Report (see page 226)
		Tasks (see page 245)
		 Added content regarding Applying and Checking Properties (see page 307)
		Tcl Command Reference (see page 420):
		 Added new Tcl commands get_clock_regions (see page 465), get_clock_region_bounds (see page 465), get_file_line (see page 466), get_regions (see page 473), get_region_bounds (see page 473), report_coverage (see page 482)
		 Added new Interactive Timing Commands (see page 438) pages for <u>check_timing</u> and <u>report_clock</u>. Reminder: these are stand-alone timer commands, enabled only after prepare_sta (see page 440) is run, and disabled after reset_sta (see page 443) is run.
		Updates:
		Concepts (see page 23):
		 The JTAG Browser View (see page 112) was updated to include a new "Word Step" field.
		 Corrected the Critical Path Diagram View (see page 81) to reflect the removal of the now-obsolete Layers section of the palette
		 The configuration of the Floorplanner View (see page 89)'s Route Rendering Mode has been moved from the view's fly-out palette to the Floorplanner View Colors and Layers Preference Page (see page 194)

Version	Date	Description
Version 3.0	Date	 Description Clarified how the icon in the Flow View (see page 97) relates to Detecting Changes to Project Source Files (see page 279) Documented the new ease-of-use feature/button () on the Multiprocess View (see page 116) allowing users to re-open a pre-existing Multiprocess Summary Report (see page 225). For the Options View (see page 127), updated the listings of common options, and improved the content describing the Tcl interactions for viewing /changing implementation options in general Improved the description of the Power Dissipation Report (see page 224), including clarification of the ramifications of Timing Across All Temperature Corners (see page 232) The Projects View (see page 144) gained a new action: Reload Project (); added a screenshot and description showing how disabled constraints will be greyed out in this view; clarified details regarding the load order of
		 constraint files. Tasks (see page 245): Clarified details regarding Adding Source Files (see page 256) to ACE projects, how the source file load order may be changed, and the ways in which constraint files may be enabled/disabled (instead of added/removed) for implementations Mentioned that it is also possible to disable constraint files in implementations, instead of completely Removing Source Files (see page 258) from projects Enhanced the instructions for Assigning Placement Region Constraints (see page 338) Renamed the section 'Getting Floorplanner Object Tooltips' to Choosing Floorplanner Object Tooltips (see page 294) for clarity Enhanced the descriptions of Loading Projects (see page 254) to cover both GUI and Tcl interactions, with new explanations of project locking and lock
		 files. Added more thorough discussion of the license ramifications of Running Multiple Flows in Parallel (see page 263), and added a cautionary note describing how multiple implementations can unexpectedly generate identical results after upgrading ACE, along with the recommended fix. Tcl Command Reference (see page 420): Updatedreport_timing with newly supported command line options. Renamed 'display_rtl' to display_netlist (see page 454) which will better reflect the command's actual functionality Troubleshooting (see page 509): updated discussion of project locking and when forcing locked projects to load is acceptable; updated descriptions of font management; updated content for ACE startup error diagnosis (firewall vs license issues); added new content regarding missing icons for actions in menus.
		ACE v7.0 is the first combined release, supporting both Speedster FPGA devices and Speedcore eFPGA devices. Rather than parallel releases, there is now a single release,

 7.0 December 7, 2018
 description of various options; add_region_find_insts (see page 445), add_region_insts (see page 445), create_region (see page 452), and remove_region_insts (see page 481) added a new "-clocks_only" option; remove_region_insts (see page 481) added a new "-flops_only" option; run_insert_holdbuffers (see page 491) added a new option "-io_buffers". Troubleshooting: (see page 509)the Linux web browser section has been updated to reflect the change from the Mozilla XulRunner to the WebKitGTK+ HTML browser framework

Version	Date	Description
		 Deleted Concepts and Tasks pages made obsolete by the updated GUI frameworks: "Fast Views", "Opening Perspectives"
7.1	March 27, 2019	 Additions: Advanced Concepts (see page 227): added a new page describing ECO Commands (see page 233) Updates: Reports (see page 223): updated information on the Implementation Options Report (see page 226) page to improve clarity and accuracy Views (see page 74): added info to the Properties View (see page 148) page covering double-click shortcut gestures and context-menu actions; updated the table of Actions to match the latest functionality on the Projects View (see page 144) page Tasks (see page 245): updated content on the Multiprocess Batch Mode (see page 272) page for improved clarity Troubleshooting (see page 509): removed obsolete content and updated content for new potential problems and workarounds, now that ACE has added official support for GTK3 and WebKit2 (both new as of this release, see new content for technical details)
7.2	June 6, 2019	 Updates: Tcl Command Reference (see page 420): Updated the descriptions for all SDC Commands (see page 420), and provided/updated usage examples where applicable. To avoid command naming collisions with other tools, updated the names and descriptions for the Interactive Timing Commands (see page 438). Views (see page 74): updated the Netlist Browser view (see page 123) actions table, adding missing actions and updating icons that have changed; updated the Floorplanner View (see page 89) to mention the new Allow Tooltips toggle checkbox; updated the Critical Paths View (see page 85) to mention the new Show Clock Paths action; updated the Multiprocess view (see page 116) page, updating the screen shot and the text to include the new Seed Sweep functionality; updated the Flow View (see page 97) page, updating the screen shot and con images to match recent updates. Advanced Concepts (see page 227): updated the ECO Commands (see page 233) section, moving each related dialog into its own page and updating screen shots Troubleshooting (see page 509): updated the section about Themes to explain that ACE will now enforce the usage of the Adwaita theme when running on GTK3.14+ (to maximize performance and stability).
		 Additions: Concepts (see page 23): added pages for the new I/O Designer Toolkit Views (see page 102) and Generate I/O Ring Design Files Dialog (see page 188). ACE Tcl Commands (see page 444): added new command: generate_soc_design_files (renamed generate_ip_design_files (see page 463) in the 8.1 release).

Version	Date	Description
8.0	September 17, 2019	 Updates: Concepts: The Projects View (see page 144) page removed the obsolete Remove All Projects action and added the new actions to Clone IP and Rename IP. Tasks (see page 245): The Single-Process Incremental Compile Tutorial (see page 346) content has had its formatting tweaked. ACE Tcl Commands (see page 444): The interactive timing command report_checks (see page 441) removed the unsupported argument "-input_pins". The interactive timing command reset_sta (see page 443) had a typo in the examples.
8.1	January 24, 2020	 Additions: Concepts (see page 23): What was previously a single I/O Designer View (with multiple inner tabs) has now been split into multiple independent-but-related views, grouped under the I/O Designer Toolkit Views (see page 102) page. The new pages are for the I/O Core Pin Assignment Views (see page 106), I/O Layout Diagram View (see page 108), I/O Package Diagram view (see page 104), I/O Pin Assignment Views (see page 105), and I/O Utilization View (see page 103). (As a reminder, these I/O Designer Toolkit views are only relevant for Achronix Speedster7t FPGAs such as the AC7t1500.) Troubleshooting (see page 509): Added a section dealing with the most common symptom of improperly installed device overlays: Unable to initialize reserved module names list. Updates: Concepts (see page 23): updated I/O Designer Toolkit Views (see page 102) page with info about cloning and double-clicking. ACE Tcl Commands (see page 444): The command generate_soc_design_files was renamed generate_ip_design_files (see page 463). The command run_unroute (see page 496) has gained arguments to deal with regions.
8.1.1	February 21, 2020	 Updates: ACE Tcl Commands (see page 444): The command run_insert_holdbuffers (see page 491) was updated to support a new optional argument: "-typebased_buffers".