# Speedster7t Power Estimator User Guide (UG093)

**Speedster FPGAs** 

**Preliminary Data** 



**Preliminary Data** 

# Copyrights, Trademarks and Disclaimers

Copyright © 2021 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries All other trademarks are the property of their respective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at http://www.achronix.com/legal.

### **Preliminary Data**

This document contains preliminary information and is subject to change without notice. Information provided herein is based on internal engineering specifications and/or initial characterization data.

### Achronix Semiconductor Corporation

2903 Bunker Hill Lane Santa Clara, CA 95054 USA Website: www.achronix.com

E-mail : info@achronix.com

# **Table of Contents**

Chapter - 1: Introduction	6
Chapter - 2: System Requirements and Setup	
Chapter - 3: Speedster7t Power Estimator UG Power Central Worksheet	8
System Variables	9
Power Usage	
Dynamic Power	11
Current by Power Supply	12
Power Usage Summary	13
Additional Options	
Global Utilization	
Add to Summary	15
Export to Summary	16
Chapter - 4: Speedster7t Supporting Estimator Worksheets	17
RLB Worksheet	17
BRAM Worksheet	18
LRAM Worksheet	19
MLP Worksheet	20
NoC Worksheet	21
I/O Worksheet	
SerDes Worksheet	
Hard IP Based SerDes	26
PLL Worksheet	26
Clock Worksheet	
Hard IP Worksheet	

Populate SerDes	. 28
Revision History	. 30

# Chapter - 1: Introduction

The Achronix Speedster<sup>®</sup>7t Power Estimator tool provides a platform to calculate the power requirements for the Achronix 7nm standalone FPGAs. This user guide gives a detailed overview of the thermal and power needs depending on the device, environment and utilization of components in the design. The power estimator tool can be used at any stage of the design process to obtain an estimate of the total power dissipation from the device. However, it is generally used early on, prior to actual design activity, to obtain a first-cut estimate of the power needs so that board regulators and thermal solutions can be designed accordingly and power integrity analyses performed appropriately. This estimate could then be compared with post-implementation results using the ACE-generated power report.

The Achronix Speedster Power Estimator is a spreadsheet that takes parameters as user inputs to estimate the total power dissipated. This includes device characteristics, thermal characteristics and utilization of IP resources such as BRAMs, LRAMs, MLPs, LUTs, etc. To obtain a good estimate of the design's power profile, a realistic estimate of the design utilization must be entered.

Since this estimator is used at a very early stage of the design process, it is probable that all the worst-case scenarios cannot yet be accounted for while providing inputs to the tool. For example, junction temperature for static power measurement and toggle rate inputs for different modules might not yet be available. Even slight temperature variations, especially in the higher order, could result in significant changes in the static power while providing toggle rates not accounting for realistic worst cases could result in underestimating dynamic power. In order to cover for such cases, it is recommended that an additional guard band of 30% be added to the total power estimation when specifying power regulators for the board.

# Chapter - 2: System Requirements and Setup

The Achronix Speedcore Power Estimator tool is compatible with Microsoft Excel 2007 and later versions. By default, the spreadsheet's security setting disables macros when opened. These macros must be enabled in order to use this spreadsheet. This setting can be changed when opening the spreadsheet.

For Excel versions 2007 and 2010:

- 1. Opening the spreadsheet first displays a security warning banner. Click **Options...** to proceed.
- From the Microsoft Office Security Options popup window displaying "Security Alert Macro," select Enable this content followed by clicking OK to close the window.

For Excel versions 2013 and 2016:

- 1. Opening the spreadsheet first displays a protected view warning banner. Click **Enable Editing** to proceed.
- 2. Then a security warning banner displaying "Macros have been disabled." Click **Enable Content** to proceed.

# Chapter - 3: Speedster7t Power Estimator UG Power Central Worksheet

The central power estimator worksheet is the main worksheet of the estimator where the breakdown of various power dissipation components is displayed. It is divided into four sections: System Variables, Power Usage by Resource, Current by Power Supply and Power Usage Summary.




Figure 1: Power Central Worksheet

# System Variables

This section includes two parts: Device Information and Thermal Analysis.

System V Device Informat		Thermal Analysis:	Custom Ti Yes
Family	Speedster7t	Ambient Temp (°C) 55.0	
Device	AC7t1500	Max Ambient Temp (°C) 117.0	
Package	52.5x52.5		
Speed Grade	C1	θ <sub>JA</sub> (°C/W) 0.092	Custom $\theta_{JA}$ No
Characteristic	Maximum	θ <sub>CS</sub> (°C/W) 0.001	
		θ <sub>SA</sub> (°C/W) 0.001	θ <sub>JC</sub> (°C/W) 0.090

### Figure 2: System Variables Section

### **Device Information**

The Device Information section provides top-level device characteristics to be used in power calculations in the rest of the spreadsheet. It accepts the following input parameters to calculate power.

### Table 1: System Variables Input Parameters

Parameter	Description
Family	Achronix Speedster7t device family.
Device	Speedster7t device variant in the family.
Package	Package dimensions of the chosen device.
Speed Grade	This option allows selection of the desired speed grade for the target device: C1/C2/C3. The operating voltage corresponding to these speed grades are: • C1 – 0.9V • C2 – 0.85V • C3 – 0.75V Note C1 offers the fastest speed grade for the selected device under normal conditions.
Characteristic	<ul> <li>This option allows selection of the device characteristics used for static power calculation:</li> <li>Typical – power dissipation characteristics of a device considered to be the median in the device power distribution.</li> <li>Maximum – power dissipation characteristics of the worst-case device in the power distribution.</li> <li>In order to account for worst-case process variation, it is recommended to set the characteristics to Maximum.</li> </ul>

### Thermal Analysis

This section allows for device thermal characteristics to be calculated to:

- Ensure that device maximum junction temperature specifications are not exceeded.
- Appropriate thermal solutions (heat sinks and fans) can be devised.
- Provide an output junction temperature that allows for static and total power calculations to help drive board regulator solutions.

The following input parameters can be modified based upon the end requirements.

#### Table 2: Thermal Analysis Input Parameters

Parameter	Description
Junction Temperature, T <sub>J</sub> ( <sup>o</sup> C)	The junction or operating temperature refers to the temperature of the silicon die within the package of the device when the device is powered. $T_J = T_A + (P \times \Theta_{JA})$ where $T_J$ is the Junction temperature in <sup>o</sup> C, $T_A$ is the ambient temperature in <sup>o</sup> C, P is the total power dissipated in Watts and $\Theta_{JA}$ is the junction-to-ambient thermal resistance in <sup>o</sup> C/W.
Custom T <sub>J</sub>	Allows enabling/disabling user-defined $T_J$ . When custom $T_J$ is disabled, the junction temperature is calculated based on the formula above and when enabled, a predetermined value may be entered.
Ambient temperature, ( <sup>o</sup> C)	The ambient temperature refers to the temperature of the surrounding environment (typically air) when the device is powered. This field can only be accepted as an input if the custom $T_J$ option is disabled or set to <b>No</b> .
Max Ambient temperature, ( <sup>o</sup> C)	The maximum ambient temperature should be such that the junction temperature does not exceed the maximum allowed for the device. Refer to the datasheet for the temperature range supported by the target Speedster7t device.
Custom Θ <sub>JA</sub>	When this option is enabled, it allows entering a predetermined value for $\Theta_{JA}$ keeping the other thermal resistance values unchanged. When disabled, the values for $\Theta_{JC}$ , $\Theta_{CS}$ and $\Theta_{SA}$ must be entered in order to have $\Theta_{JA}$ calculated automatically.
Θ <sub>JA</sub> (°C/W)	Junction-to-ambient thermal resistance. Based on the option chosen for <b>Custom</b> $\Theta_{JA}$ , a custom value may be entered here or it can be calculated with the formula $\Theta_{JA} = \Theta_{JC} + \Theta_{CS} + \Theta_{SA}$ .
Θ <sub>JC</sub> (°C/W)	Junction-to-case thermal resistance. Only used when <b>Custom O<sub>JA</sub></b> is disabled or set to <b>No</b> .
Θ <sub>CS</sub> (°C/W)	Case-to-heat sink thermal resistance. Only used when $Custom \Theta_{JA}$ is disabled or set to No.
Θ <sub>SA</sub> (°C/W)	Heat sink-to-ambient thermal resistance. Only used when <b>Custom O<sub>JA</sub></b> is disabled or set to <b>No</b> .

### Power Usage

The Power Usage section presents the total power breakdown in terms of Static Power and Dynamic Power based on the resources.

### Static Power

Static power or standby power is the power dissipated when the device is in an unconfigured state after powerup. It depends on the device selected (die area), process characteristics, temperature and operating voltages.

### Dynamic Power

The dynamic or switching power dissipation is caused by switching activity inside the Speedster7t FPGA and is a function of switching frequency, operating voltage and load. This section gives a breakdown of the different power dissipation sources that contribute to the dynamic power in the device:

### **Programmable Resources**

This section summarizes the power dissipated by the total RLBs, BRAMs, LRAMs, NOC and MLP components in the device. Each of these components has a separate worksheet for power calculation which is explained in detail later in this document

### **Interface Resources**

This section includes power dissipated by I/O and SerDes interfaces in the device. Each of these components has a separate worksheet for power calculation which is explained in detail later in this document.

### **System Resources**

This includes power dissipated by the total PLLs and clocks used in the design and also the configuration power. The configuration power is the total power consumed from initial power-up to user mode.

### Hard IP

This section lists the power consumed by the hard IP used in the design. They are split into the following protocols accordingly.

### Memory Protocols

This section includes the power consumed by the DDR and the GDDR6 controller subsystems.

#### SerDes Protocols

This section includes the power consumed by the other SerDes-based hard IP such as Ethernet and PCI Express. A more detailed review of the hard IP is addressed in the Hard IP worksheet later in this document.

	Power	Usage (W)	
Static Power:	9.375		
Dynamic Power	:		
Programmabl	e Resources:	System Res	ources:
RLB	1.133	PLL	0.000
BRAM	0.314	Clock	2.991
LRAM	0.083		
MLP	0.213		
NoC	0.000		
Interface R	esources:	Hard I	P:
I/O	0.000	Memory Protocols	0.000
SerDes	0.000	SerDes Protocols	0.000

Figure 3: Power Usage by Resources

# Current by Power Supply

The Current by Power Supply section provides a breakdown of the total current that is the sum of both the static and dynamic current components used by each of the voltage rails present in the device. The voltage level corresponding to the voltage rails are also displayed.

VCC         0.85         2.890         SRDS_N_PA_VDDL         0.75         0.374           GPIO_VDDIO (1.1)         1.1         0.000         NoC_PLL_VDDA         1.8         0.000           GPIO_VDDIO (1.2)         1.2         0.000         NoC_PLL_VDDA         1.8         0.000           GPIO_VDDIO (1.35)         1.35         0.000         GCG_PLL_VDDA         1.8         0.000           GPIO_VDDIO (1.5)         1.5         0.000         DDR_S0_VAA         1.8         0.002           GPIO_VDDIO (1.5)         1.5         0.000         DDR_S0_VDDQ         1.2         0.088           CLKIO_VDDIO (1.5)         1.5         0.000         DDR_S0_VDDQ         1.2         0.088           CLKIO_VDDIO (1.5)         1.8         0.000         DDR_S0_VDDQ         1.2         0.088           CLKIO_VDDIO (1.5)         1.8         0.000         DDR_S0_VDDQ         0.85         0.826           FUSE_VDD2         1.8         0.002         GDDR6_[E/W]_VDDA         0.85         0.372           TS_VDDA         1.8         0.000         GDDR6_[E/W]_VDDIO         1.35         0.052	Supply	Level (V)	Current (A)	Supply	Level (V)	Current (A
GPIO_VDDIO (1.1)       1.1       0.000       NoC_PLL_VDDA       1.8       0.000         GPIO_VDDIO (1.2)       1.2       0.000       NoC_PLL_VDDA       1.8       0.000         GPIO_VDDIO (1.35)       1.35       0.000       GCG_PLL_VDDA       1.8       0.000         GPIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VAA       1.8       0.002         GPIO_VDDIO (1.8)       1.8       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.8)       1.8       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.8)       1.8       0.000       DDR_S0_VDDQ       1.2       0.088         GDDR6_[E/W]_VDDR       0.85       0.826       0.372       0.052       0.052         TS_VDDA       1.8       0.000       GDDR6_[E/W]_VDDIO       1.35       0.052	CORE_VDD	0.85	34.262	SRDS_N_PA_VDDH	1.2	0.234
GPIO_VDDIO (1.2)       1.2       0.000       NoC_PLL_VDDA       1.8       0.000         GPIO_VDDIO (1.35)       1.35       0.000       GCG_PLL_VDDA       1.8       0.000         GPIO_VDDIO (1.5)       1.5       0.000       GCG_PLL_VDDA       1.8       0.000         GPIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VAA       1.8       0.002         GLKIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.5)       1.8       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.8)       1.8       0.000       DDR_S0_VDDQ       0.85       0.826         FUSE_VDD2       1.8       0.002       GDDR6_[E/W]_VDDA       0.85       0.372         TS_VDDA       1.8       0.000       GDDR6_[E/W]_VDDIO       1.35       0.052	VCC	0.85	2.890	SRDS_N_PA_VDDL	0.75	0.374
GPIO_VDDIO (1.35)       1.35       0.000       GCG_PLL_VDDA       1.8       0.000         GPIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VAA       1.8       0.002         GPIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VAA       1.8       0.002         CLKIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.5)       1.8       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.8)       1.8       0.000       DDR_S0_VDDQ       1.2       0.088         FUSE_VDD10 (1.8)       1.8       0.000       GDDR6_[E/W]_VDDR       0.85       0.826         FUSE_VDD2       1.8       0.002       GDDR6_[E/W]_VDDA       0.85       0.372         TS_VDDA       1.8       0.000       GDDR6_[E/W]_VDDIO       1.35       0.052	GPIO_VDDIO (1.1)	1.1	0.000			
GPIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VAA       1.8       0.002         GPIO_VDDIO (1.8)       1.8       0.000       DDR_S0_VAA       1.8       0.002         CLKIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.8)       1.8       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.8)       1.8       0.000       GDDR6_[E/W]_VDDR       0.85       0.826         FUSE_VDD2       1.8       0.002       GDDR6_[E/W]_VDDA       0.85       0.372         TS_VDDA       1.8       0.000       GDDR6_[E/W]_VDDIO       1.35       0.052	GPIO_VDDIO (1.2)	1.2	0.000	NoC_PLL_VDDA	1.8	0.000
GPIO_VDDIO (1.8)       1.8       0.000       DDR_S0_VAA       1.8       0.002         CLKIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.8)       1.8       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.8)       1.8       0.000       GDDR6_[E/W]_VDDR       0.85       0.826         FUSE_VDD2       1.8       0.002       GDDR6_[E/W]_VDDA       0.85       0.372         TS_VDDA       1.8       0.000       GDDR6_[E/W]_VDDIO       1.35       0.052	GPIO_VDDIO (1.35)	1.35	0.000	GCG_PLL_VDDA	1.8	0.000
CLKIO_VDDIO (1.5)       1.5       0.000       DDR_S0_VDDQ       1.2       0.088         CLKIO_VDDIO (1.8)       1.8       0.000       GDDR6_[E/W]_VDDR       0.85       0.826         FUSE_VDD2       1.8       0.002       GDDR6_[E/W]_VDDA       0.85       0.372         TS_VDDA       1.8       0.000       GDDR6_[E/W]_VDDIO       1.35       0.052	GPIO_VDDIO (1.5)	1.5	0.000			-
CLKIO_VDDIO (1.8)       1.8       0.000       GDDR6_[E/W]_VDDR       0.85       0.826         FUSE_VDD2       1.8       0.002       GDDR6_[E/W]_VDDA       0.85       0.372         TS_VDDA       1.8       0.000       GDDR6_[E/W]_VDDIO       1.35       0.052	GPIO_VDDIO (1.8)	1.8	0.000	DDR_S0_VAA	1.8	0.002
GDDR6_[E/W]_VDDR         0.85         0.826           FUSE_VDD2         1.8         0.002         GDDR6_[E/W]_VDDA         0.85         0.372           TS_VDDA         1.8         0.000         GDDR6_[E/W]_VDDIO         1.35         0.052	CLKIO_VDDIO (1.5)	1.5	0.000	DDR_S0_VDDQ	1.2	0.088
FUSE_VDD2         1.8         0.002         GDDR6_[E/W]_VDDA         0.85         0.372           TS_VDDA         1.8         0.000         GDDR6_[E/W]_VDDIO         1.35         0.052	CLKIO_VDDIO (1.8)	1.8	0.000			
TS_VDDA 1.8 0.000 GDDR6_[E/W]_VDDIO 1.35 0.052				GDDR6_[E/W]_VDDR	0.85	0.826
	FUSE_VDD2	1.8	0.002	GDDR6_[E/W]_VDDA	0.85	0.372
	TS_VDDA	1.8	0.000	GDDR6_[E/W]_VDDIO	1.35	0.052
FCU_VDDIO 1.8 0.015 GDDR6_[E/W]_VDDP 1.35 0.208	FCU_VDDIO	1.8	0.015	GDDR6_[E/W]_VDDP	1.35	0.208
FC0_VDDIO 1.8 0.015 GDDR6_[E/W]_VDDP 1.35 0.208	FCU_VDDIO	1.8	0.015	GDDR6_[E/W]_VDDP	1.35	0.208

Figure 4: Current by Power Supply

# Power Usage Summary

This section provides a summary of all the power dissipation components such as the Total Power (W), Static Power (W) and Dynamic Power (W) and their distribution across various device resources on a pie chart. This provides a pictorial representation of the percentage contribution of each of these resources towards the total power dissipated by the device.




Figure 5: Power Usage Summary

# Additional Options

The Power Central sheet provides a list of the following features:

### Reset

The Reset option enables clearing all user-defined inputs from the spreadsheet and sets the toggle rates to the default value.

### **Global Utilization**

This option allows entry of the utilization percentage of all the fabric resources which are then ported over to each of the resource sheets. Either select **Global Utilization** to enter the blanket utilization percentage, toggle rate and clock frequency to be applied across all of the fabric resources or select **Import from ACE** to import an ACE utilization report that is located in the cproject>/<impl\_directory>/reports

/\*\_utilization\_routed.txt file to be populated in the Estimator. The tool then automatically populates the utilization data based on the inputs provided.

#### Note

In the Import from ACE option imports only the resource utilization details. The clock frequency must be entered for the resources in each supporting worksheet.

Global Utilization			×
Enter the global utilizati	ion percentage, toggle rate and c	lock frequency or import utilization report from ACE	
Global Utilization	Utilization Percentage	80	
	Toggle Rate	15	
	Clock	500	
C Import from ACE			
	Populate		

Figure 6: Global Utilization Window

### Add to Summary

This option allows adding a summary of the device utilization, thermal settings and power details in the Summary page for any selected device up to five devices. This information is available as a table in the Summary page. If adding more than five devices, then any existing device summary needs to be closed before adding the new entry to the table.

#### Speedster7t Power Estimator User Guide (UG093)

Configuration	Configuration 1	Configuration 2	Configuration 3	Configuration 4	Configuration 5
Family	Speedster7t	Speedster7t			
Device	AC7t1500	AC7t1500			
Package	52.5x52.5	52.5x52.5			
Speed Grade	C2	C3			
Junction Temp, TJ (°C)	105	105			
Characteristic/Yield	Maximum	Maximum			
Static Power (W)	35.764	17.743			
Dynamic Power (W)	126.752	115.499			
Resource Utilization (Available/Used)					
LUT	691200/550000	691200/550000			
BRAM	2560/2060	2560/2060			
LRAM	2560/2060	2560/2060			
MLP	2560/2060	2560/2060			
NoC	80/24	80/24			
Clock(MHz)	750,200	750,200			

### Figure 7: Summary Table listing Details of Added Device


### Export to Summary

The **Export to Summary** option allows exporting the Summary table in CSV or PDF format. These files are saved in the same directory where the Power Estimator is located.

# Chapter - 4: Speedster7t Supporting Estimator Worksheets

# **RLB Worksheet**

The RLB power worksheet provides a summary of the total RLB utilization that comprises the LUTs, DFFs and ALUs in the design versus the available resource count in the device. The worksheet also lists the total dynamic power consumed by these RLB logic components in the design. Based on the values entered in the following fields, the worksheet computes the total dynamic power as a sum of the total instance and interconnect power of all the RLB logic used and the corresponding dynamic current for the chosen CORE\_VDD rail.



 Supply
 Level (V)
 Current (A)
 Power (W)

 CORE\_VDD
 0.90
 0.000
 0.000

Function	LUT Count	DFF Count	ALU Count	Clock (MHz)	Toggle Rate	Routing Complexity	Instance Power (W)	Interconnect Power (W)
					12.5%	Medium	0.000	0.000
					12.5%	Medium	0.000	0.000
					12.5%	Medium	0.000	0.000
					12.5%	Medium	0.000	0.000



#### Table 3: RLB Power Worksheet Fields

Name	Description
Input Fields	
Function	Optional description of the function or module associated with the LUT.
LUT Count	The number of LUTs used in the functions or modules of the design.
DFF Count	The total register count used in the functions or modules of the design.
ALU Count	The total number of ALUs used in the functions or modules of the design
Clock (MHz)	The clock frequency associated with the LUTs and/or registers in that portion of the circuitry.
Toggle rate	The percentage at which the logic or data toggles on each clock cycle. More information on how to estimate toggle rates can be found in the application note <i>Measuring Accurate Toggle Rates</i> (AN010).

#### Speedster7t Power Estimator User Guide (UG093)

Name	Description
	This setting reflects a combination of the average fanout of nets driven by the fabric resources and the routing congestion present in the design. The possible values with their associated fanout ranges are:
Routing Complexity	<ul> <li>very low = 1 to 2</li> <li>low = 3 to 4</li> <li>medium = 5 to 8</li> <li>high = 9 to 12</li> <li>very high = greater than 12</li> <li>If the fanout and routing congestion is not known, it is recommended to use the default value of 'medium'.</li> </ul>
Calculated Fields	
Instance Power (W)	Calculation of the total power used by the LUTs, ALUs and registers for a particular function and/or module. These values are summed to provide the total in the summary section.
Interconnect Power (W)	The total dynamic power contributed by the interconnect to/from LUTs, ALUs and registers.

### **BRAM Worksheet**

The BRAM worksheet summarizes the total BRAMs used as a percentage of the total available BRAMs. It also shows the sum of instance and interconnect power as the total dynamic power dissipation from BRAM usage based on the user-specified inputs and highlights it as a percentage of the total dynamic power. This worksheet also shows the corresponding total dynamic current for the chosen CORE\_VDD rail.

#### **BRAM** Power

Device Utilization:			Dynamic Powe	er Summary	Supply	Level (V)	Current (A)	Power (W)
Device:	AC7t1500		BRAM Power (W):	0.000	CORE_VDD	0.75	0.000	0.000
Available BRAMs:	2,560		% of Total Dynamic:	0.00%				
Used BRAMs:	0	0%						

			Port A		Port B					
Function	Function BRAM Count	Mode	Data Org	Clock (MHz)	Toggle Rate	Data Org	Clock (MHz)	Toggle Rate	Instance Power (W)	Interconnect Power (W)
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000
		Simple Dual Port	x72		25.0%	x72		25.0%	0.000	0.000

Figure 9: BRAM Power Worksheet

Name	Description				
Input Fields					
Function	Description of the functionality/module associated with the BRAM. This entry is optional.				
BRAM Count	The number of BRAMs used in the function/module of the design.				
Mode	<ul> <li>BRAM mode of operation. One of the following:</li> <li>ROM – a read-only RAM</li> <li>Simple Dual Port – a RAM with one read port and one write port</li> <li>FIFO – BRAMs used for FIFO implementation</li> </ul>				
Data Org	The data width of BRAMs for ports A and B. The values range from ×4 to ×144.				
Clock (MHz)	The clock frequencies for the BRAMs at ports A and B in those modules.				
Toggle Rate	The percentage at which the BRAM toggles on each clock cycle on ports A and B.				
Calculated Fields	Calculated Fields				
Instance Power (W)	Calculation of the total power used by the BRAMs for a particular function/module.				
Interconnect Power (W)	Total dynamic power contributed by the interconnect to/from BRAMs.				

# LRAM Worksheet

The LRAM worksheet summarizes the total LRAMs used as a percentage of the total available LRAMs. It also shows the sum of instance and interconnect power as the total dynamic power dissipation from LRAM usage based on the user-specified inputs and highlights it as a percentage of the total dynamic power. This worksheet also shows the corresponding total dynamic current for the chosen CORE\_VDD rail.

#### **LRAM Power**

<b>Device Utilization:</b>		
Device:	AC7t1500	
Available LRAMs:	2,560	
Used LRAMs:	0	0%

 Dynamic Power Summary

 LRAM Power (W):
 0.000

 % of Total Dynamic:
 0.000

 Supply
 Level (V)
 Current (A)
 Power (W)

 CORE\_VDD
 0.75
 0.000
 0.000

Function	LRAM Count	Clock (MHz)	Toggle Rate	Instance Power (W)	Interconnect Power (W)
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000

#### Figure 10: LRAM Power Worksheet

#### Table 5: LRAM Power Worksheet Fields

Input Parameter	Description			
Input Fields				
Function	Description of the functionality/module associated with the LRAM. This entry is optional.			
LRAM Count	The number of LRAMs used in the function/module of the design.			
Clock (MHz)	The clock frequency for the LRAM used in this circuitry.			
Toggle Rate	The percentage at which the LRAM data toggles on each clock cycle for that module.			
Calculated Fields				
Instance Power (W)	Calculation of the total power used by the LRAMs for a particular function/module.			
Interconnect Power (W)	Total dynamic power contributed by the interconnects to/from LRAMs			

### **MLP Worksheet**

The MLP worksheet summarizes the total MLPs used as a percentage of the total available MLPs present in the device. It also shows the sum of instance and interconnect power as the total dynamic power dissipation from MLP usage based on the user-specified inputs and highlights it as a percentage of the total dynamic power. This worksheet also shows the corresponding total dynamic current for the chosen CORE\_VDD rail.

Device Utilization:			Dy
Device:	AC7t1500		ML
Available MLPs:	2,560		% of To
Used MLPs:	0	0%	

#### MLP Power

Dynamic Power Summary		
MLP Power (W):	0.000	
% of Total Dynamic:	0.00%	

Supply	Level (V)	Current (A)	Power (W)
CORE_VDD	0.75	0.000	0.000

Function	MLP Count	Clock (MHz)	Toggle Rate	Instance Power (W)	Interconnect Power (W)
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000
			25.0%	0.000	0.000

### Figure 11: MLP Power Worksheet

#### Table 6: MLP Power Worksheet Fields

Input Parameter	Description			
Input Fields				
Function	Description about the functionality/module associated with the MLP. This entry is optional.			
MLP Count	The number of MLPs used in the function/module of the design.			
Clock (MHz)	The clock frequency for the MLP used in this circuitry.			
Toggle Rate	The percentage at which the MLP data toggles on each clock cycle for that module.			
Calculated Fields				
Instance Power (W)	Calculation of the total power used by the MLPs for a particular function/module.			
Interconnect Power (W)	Total dynamic power contributed by the interconnects to/from MLPs			

### NoC Worksheet

The network-on-chip (NoC) power worksheet summarizes the total dynamic power consumed by the user-specified NoC resources.

	NoC Power									
Device Utilization:	ation: Dynamic Power Summary						Supply	Level (V)	Current (A)	Power (W)
Device:	AC7t1500		NoC Power (W): 0.000					0.90	0.000	0.000
Available NAPs:	80		%	of Total Dynamic:	0.00%					
Used NAPs:	0	0%					VCC	0.85	0.000	0.000
Function	NAP Count	Clock (MHz)	Toggle Rate	Power (W)						
			15.0%	0.000						

# Figure 12: NoC Power Worksheet

#### Table 7: NoC Power Worksheet Fields

Input Parameter	Description
Input Fields	
Function	Description of the functionality/module associated with the NoC. This entry is optional.
NAP Count	The number of NoC access points (NAP master/slave pairs) used in the function/module of the design.
Clock (MHz)	The clock frequency for the NoC used in this circuitry.
Toggle Rate	The percentage at which the NoC data toggles on each clock cycle for that module.
Calculated Field	S
Power (W)	The total dynamic power used by the NoCs for a particular function/module.

### I/O Worksheet

The I/O power worksheet provides a summary of the total dynamic power consumed by the total I/O utilization and a breakdown of each of the I/O power rails based on the I/O standard selection. The worksheet also presents the I/O utilization percentage for each I/O type used.

	/U Powe														
					,							Supply			
							GPIO_VDDIO (1.1)	1.1	0.000	0.000		CLKIO_VDDIO (1.5)	1.5	0.000	0.000
52.5x52.5		% of Total D	Dynamic:	0.00%			GPIO_VDDIO (1.2)	1.2	0.000	0.000		CLKIO_VDDIO (1.8)	1.8	0.000	0.000
							GPIO_VDDIO (1.35)	1.35	0.000	0.000					
GPIOs	Clock IOs	DDR IOs					GPIO_VDDIO (1.5)	1.5	0.000	0.000		Supply	Level (V)	Current (A)	Power (W
68	24	158					GPIO_VDDIO (1.8)	1.8	0.000	0.000		DDR_S0_VDDQ (1.2)	1.2	0.000	0.000
0	0	0													
0%	0%	0%													
			-												
		Innut	0	Incode	0	<b>D</b> 11									
	1/O Standard	Input	Output	input	Output	BIGI	Data	Clock	Toggle	OF Rate	Load				
I/О Туре	I/O Standard	Term	Term	Pins	Pins	Pins	Data Rate	(MHz)	l oggle Rate	OE Rate	(pf)				
I/O Type	I/O Standard									OE Rate		-			
I/О Туре	I/O Standard	Term	Term						Rate			-			
I/O Type	I/O Standard	Term Off	Term Off						Rate 12.5%	100.0%		-			
I/О Түре	I/O Standard	Term Off Off	Term Off Off						Rate 12.5% 12.5%	100.0% 100.0%		-			
I/O Type	I/O Standard	Term Off Off Off	Term Off Off Off						Rate 12.5% 12.5% 12.5%	100.0% 100.0% 100.0%		-			
I/О Туре	I/O Standard	Term Off Off Off Off	Term Off Off Off Off						Rate 12.5% 12.5% 12.5% 12.5% 12.5%	100.0% 100.0% 100.0% 100.0%		-			
I/O Type	I/O Standard	Term Off Off Off Off Off	Term Off Off Off Off Off						Rate           12.5%           12.5%           12.5%           12.5%           12.5%           12.5%	100.0% 100.0% 100.0% 100.0% 100.0%		- - - - -			
I/O Type	I/O Standard	Term Off Off Off Off Off Off Off	Term Off Off Off Off Off Off						Rate           12.5%           12.5%           12.5%           12.5%           12.5%           12.5%           12.5%	100.0% 100.0% 100.0% 100.0% 100.0% 100.0%					
I/O Type	I/O Standard	Term Off Off Off Off Off Off	Term Off Off Off Off Off Off Off						Rate           12.5%           12.5%           12.5%           12.5%           12.5%           12.5%	100.0% 100.0% 100.0% 100.0% 100.0%					
	68 0	52.5x52.5           GPIOs         Clock IOs           68         24           0         0	AC7t1500         I/O Po           52.5x52.5         % of Total I           GPIOs         Clock IOs         DDR IOs           68         24         158           0         0         0           0%         0%         0%	AC71500         I/O Power (W):           \$2.5\$x\$52.5         % of Total Dynamic:           GPIOs         Clock IOs         DDR IOs           68         24         158           0         0         0           0%         0%         0%	AC711500         I/O Power (W):         0.000           52.5x52.5         % of Total Dynamic:         0.00%           GPIOs         Clock IOs         DDR IOs           68         24         158           0         0         0           0%         0%         0%	S2.5xS2.5         % of Total Dynamic:         0.00%           GPIOs         Clock IOs         DDR IOs           68         24         158           0         0         0           0%         0%         0%	AC7t1500         I/O Power (W):         0.000           \$2.5x52.5         % of Total Dynamic:         0.00%           GPIOs         Clock IOs         DDR IOs           68         24         158           0         0         0           0%         0%         0%	AC7t1500         I/O Power (W):         0.000         GPI0_VDDIO (1.1)           52.5x52.5         % of Total Dynamic:         0.00%         GPI0_VDDIO (1.2)           GPIOs         Clock IOS         DDR IOS         GPI0_VDDIO (1.2)         GPI0_VDDIO (1.2)           68         24         158         GPI0_VDDIO (1.2)         GPI0_VDDIO (1.2)           0         0         0         0         GPI0_VDDIO (1.2)           0%         0%         0%         0%         GPI0_VDDIO (1.2)	AC711500         I/O Power (W):         0.000           52.5x52.5         % of Total Dynamic:         0.00%           GPIOs         Clock IOS         DDR IOS           GPIO         VDDIO (1.3)         1.2           GPIO_VDDIO (1.3)         1.35           68         24         158           0         0         0           0%         0%         0%	AC711500         I/O Power (W):         0.000           52.5x52.5         % of Total Dynamic:         0.00%           GPIO_VDDIO [1.1]         1.1         0.000           GPIO_VDDIO [1.2]         1.2         0.000           GPIO_VDDIO [1.2]         1.35         0.000           GPIO_VDDIO [1.2]         1.5         0.000           GPIO_VDDIO [1.2]         1.5         0.000           GPIO_VDDIO [1.2]         1.5         0.000           GPIO_VDDIO [1.2]         1.8         0.000           GPIO_VDDIO [1.8]         1.8         0.000	AC711500         I/O Power (W):         0.000           52.5x52.5         % of Total Dynamic:         0.00%           GPIO_VDDIO (1.1)         1.1         0.000         0.000           GPIO_VDDIO (1.2)         1.2         0.000         0.000           GPIO_VDDIO (1.3)         1.35         0.000         0.000           68         24         158         0.000         0.000           0%         0%         0%         0.000         0.000	AC711500         I/O Power (W):         0.000           52.5x52.5         % of Total Dynamic:         0.00%           GPIOs         Clock IOS         DDR IOS           68         24         158           0         0         0           0%         0%	AC711500         I// O Power (W):         0.000         GPIO_VDDIO (1.1)         1.1         0.000         0.000         CLICIO_VDDIO (1.5)           52.5x52.5         % of Total Dynamic:         0.00%         0.00%         0.000         CLICIO_VDDIO (1.2)         1.2         0.000         0.000         CLICIO_VDDIO (1.5)         0.000         0.000         DDR_50_VDDQ (1.2)         0.000         0.000         0.000         0.000         0.000         0.000         0.000         0.000         0.000 <td< td=""><td>AC711500         I/O Power (W):         0.000           52.5x52.5         % of Total Dynamic:         0.00%           GPIO_VDDIO [1.1]         1.1         0.000         0.000         CLKIQ_VDDIO [1.3]         1.5           GPIO_VDDIO [1.2]         1.2         0.000         0.000         CLKIQ_VDDIO [1.3]         1.8           GPIO_VDDIO [1.3]         1.5         0.000         0.000         CLKIQ_VDDIO [1.3]         1.8           0         0         0         0         0         0         0         0.000         DDR_50_VDDIO [1.2]         1.2           0         0         0         0         0         0         0.000         DDR_50_VDDIO [1.2]         1.2           0         0         0         0         0         0.000         0.000         DDR_50_VDDIO [1.2]         1.2</td><td>AC711500         I/O Power (W):         0.000         GPIO_VDDIO (1.1)         1.1         0.000         0.000         CLICIO_VDDIO (1.5)         1.5         0.000           52.5x52.5         % of Total Dynamic:         0.00%         0.00%         0.000         CLICIO_VDDIO (1.2)         1.2         0.000         0.000         CLICIO_VDDIO (1.3)         1.8         0.000           GPIO_VDDIO (1.2)         1.3         0.000         0.000         CLICIO_VDDIO (1.2)         1.8         0.000           GPIO_VDDIO (1.2)         1.5         0.000         0.000         CLICIO_VDDIO (1.2)         1.8         0.000           68         24         158         0         0         0         0         0         0         0         0.000         CLICIO_VDDIO (1.2)         1.2         0.000         CLICIO_VDIO (1.2)         1.2         0.000         CLICIO</td></td<>	AC711500         I/O Power (W):         0.000           52.5x52.5         % of Total Dynamic:         0.00%           GPIO_VDDIO [1.1]         1.1         0.000         0.000         CLKIQ_VDDIO [1.3]         1.5           GPIO_VDDIO [1.2]         1.2         0.000         0.000         CLKIQ_VDDIO [1.3]         1.8           GPIO_VDDIO [1.3]         1.5         0.000         0.000         CLKIQ_VDDIO [1.3]         1.8           0         0         0         0         0         0         0         0.000         DDR_50_VDDIO [1.2]         1.2           0         0         0         0         0         0         0.000         DDR_50_VDDIO [1.2]         1.2           0         0         0         0         0         0.000         0.000         DDR_50_VDDIO [1.2]         1.2	AC711500         I/O Power (W):         0.000         GPIO_VDDIO (1.1)         1.1         0.000         0.000         CLICIO_VDDIO (1.5)         1.5         0.000           52.5x52.5         % of Total Dynamic:         0.00%         0.00%         0.000         CLICIO_VDDIO (1.2)         1.2         0.000         0.000         CLICIO_VDDIO (1.3)         1.8         0.000           GPIO_VDDIO (1.2)         1.3         0.000         0.000         CLICIO_VDDIO (1.2)         1.8         0.000           GPIO_VDDIO (1.2)         1.5         0.000         0.000         CLICIO_VDDIO (1.2)         1.8         0.000           68         24         158         0         0         0         0         0         0         0         0.000         CLICIO_VDDIO (1.2)         1.2         0.000         CLICIO_VDIO (1.2)         1.2         0.000         CLICIO

#### I/O Power

### Figure 13: I/O Power Worksheet

#### Table 8: I/O Power Worksheet Fields

Input Parameter	Description
Input Fields	
Function	Description of the functionality/module associated with the I/O type. This entry is optional.
І/О Туре	The I/O type selection to indicate if the associated I/O are one of the following: GPIO/CLKIO/DDRIO. The DDRIO indicates the DDR I/Os that are intended to be used as general-purpose I/O.
I/O Standard	The I/O standard selection from the list of supported standards.
Input Term	Input field to indicate if input termination is enabled in the I/O.
Output Term	Input field to indicate if output termination is enabled in the I/O.
Input Pins	Input field to indicate if the I/O pins are input pins.
Output Pins	Input field to indicate if the I/O pins are output pins.
Bidi Pins	Input field to indicate if the I/O pins are bidirectional pins.
Data Rate	Option to select if the data rate associated with the I/O is single data rate (SDR) or double data rate (DDR).
Clock (MHz)	The frequency in MHz at which the I/O pins operate.
Toggle Rate	Input field to indicate the rate at which the I/O pins toggle. The default rate is 12.5%.
OE Rate	Input field to indicate the rate at which the output of the I/O pin is enabled. The default rate is 100%.
Load (pF)	Input field to indicate the load capacitance of the I/O pin (in picofarads).

The resultant power estimates based on the entered input parameters is summarized based on the I/O type and standard selection along with the supply voltage and current consumption.

### SerDes Worksheet

The SerDes power worksheet provides a summary of the total number of SerDes lanes used in the design versus the available number of lanes and the total dnamic power of the SerDes lanes used based on the following input parameters provided by the user. In addition, it also provides a breakdown of the total dynamic current for each SerDes voltage rail, SRDS\_PA\_VDDH and SRDS\_PA\_VDDL.

#### SerDes Power

evice Utilization:		Dynamic Power
Device:	AC7t1500	SerDes Power (W):
Package:	52.5x52.5	% of Total Dynamic:
Available SerDes:	32	
Available SerDes: Used SerDes:	<u>32</u>	

Supply	Level (V)	Current (A)	Power (W)
SRDS_PA_VDDH	1.20	0.000	0.000
SRDS_PA_VDDL	0.75	0.000	0.000

Function	Bus Width	SerDes Mode	Rx / Tx Mode	Data Rate (Gbps)	Power(W)				
Raw SerDes									
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		Hard IP based S	erDes						
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				
		PAM4	Tx and Rx		0.000				

#### Figure 14: SerDes Power Worksheet

### **Raw SerDes**

The first section of the SerDes worksheet is dedicated to computing the dynamic power of the raw SerDes lanes used in the device. The input parameters indicated in the table below must be provided in order for the tool to compute the dynamic power.

#### Table 9: SerDes Power Worksheet Fields

Input Parameter	Description
Input fields	
Function	Description of the functionality/module associated with the SerDes. This entry is optional
Bus Width	The number of SerDes lanes used.
SerDes Mode	Selects the SerDes operation mode. Available modes are NRZ and PAM4.
Rx/Tx Mode	Option to select if the SerDes lanes operate in transmit mode, receive mode or both.

Input Parameter	Description					
Data Mode (Gbps)	Input to specify the maximum rate of operation of the SerDes lanes in Gbps. The maximum supported rate is 112 Gbps.					
Calculated Fields						
Power (W)	Calculated dynamic power based on the input parameters specified.					

### Hard IP Based SerDes

This section of the SerDes worksheet lists the different SerDes configurations used by the Ethernet and PCIe Hard IP used in the design. Similar to the DDR4 Interface I/O section, this section is also auto-populated by the Hard IP worksheet based on the various Hard IP selected. The total reported dynamic power also accounts for these hard IP SerDes rails so they need not be entered again in the Raw SerDes section. An example screenshot of the auto-populated IP SerDes lanes is shown below:

Hard IP based SerDes							
Ethernet	8	PAM4	Tx and Rx	53.125	2.864		
PCI Express x16	4	NRZ	Tx and Rx	32	1.330		
Ethernet Shared	2	PAM4	Tx and Rx	53.125	0.716		
		PAM4	Tx and Rx		0.000		
		PAM4	Tx and Rx		0.000		

#### Figure 15: Example of Auto-populated Hard IP Based SerDes

# PLL Worksheet

The PLL Power worksheet provides the total dynamic power consumed by the PLLs and also the percentage of the total number of PLLs used. This worksheet also presents a power breakdown for each general-purpose PLL and DDR PLL voltage supplies. The ENoC\_PLL\_VDDA corresponds to the power supply of the ENoC PLL. Similarly, the GCG\_PLL\_VDDA corresponds to the global clock generator PLL power supply and the DDR\_S0\_VAA corresponds to the DDR PLL supply.

		PLL Po	wer						
Device Utilization:				Dynamic Pov	wer Summary	Supply	Level (V)	Current (A)	Power (W)
Device:	AC7t1500		l. I	PLL Power (W):	0.000	ENoC_PLL_VDDA	1.80	0.000	0.000
Available PLLs:	16		% of	Total Dynamic:	0.00%	GCG_PLL_VDDA	1.80	0.000	0.000
Used PLLs:	0	0%				DDR_S0_VAA	1.80	0.000	0.000
Function	PLL Count	Mode	Output Freq (MHz)	Power (W)					
			(IVITIZ)						
					ļ				

Figure 16: PLL Power Worksheet

#### Table 10: PLL Power Worksheet Fields

Input Parameter	Description					
Input fields						
Function	Description of the functionality/module associated with the PLL. This entry is optional.					
PLL Count	The number of PLLs used.					
Mode	Allows selection of the PLL type from one of the following options: ENoC, GCG, DDR.					
Output Freq(MHz)	Input field for the PLL output frequency in MHz. The allowable range is 100 MHz to 4 GHz.					
Calculated Fields						
Power (W)	Calculated dynamic power based on the input parameters specified.					

### **Clock Worksheet**

The clock power worksheet estimates the total dynamic power consumed by the clock network as a function of the utilization of DFFs, BRAMs, MLPs and LRAMs that contribute to the clock fanout.

Clock Power											
Device Utilization: Device: AC7t1500		Dynamic Power Summary         Clock Power (W):       0.000         % of Total Dynamic:       0.00%						Supply CORE_VDD	Level (V) 0.75	Current (A) 0.000	Power (W) 0.000
Function			Clock Fanout			Enable	Power (W)				
Function	Clock Type	(MHz)	DFF	BRAM	MLP	LRAM	Enable	Power (w)			
							100.0%	0.000			
							100.0%	0.000			
							100.0%	0.000			
							100.0%	0.000			
							100.0%	0.000			

#### Figure 17: Clock Power Worksheet

#### Table 11: Clock Power Worksheet Fields

Input Parameter	Description				
Input fields					
Function	Description of the functionality/module associated with the Clock. This entry is optional.				
Clock Type	Option to indicate if the clock is a trunk, mini-trunk or branch clock.				
Clock (MHz)	Input field for the clock frequency in MHz.				

Input Parameter	Description				
Fanout	The total fanout from the output of the clock network to all registers including DFFs, BRAMs, LRAMs and MLPs. The total DFFs, BRAMs, DSPs and LRAMs used in the design must be entered in order to compute the total fanout.				
Enable	The percentage of time for which the clock is enabled.				
Calculated Fields					
Power(W)	Calculated dynamic power based on the input parameters specified.				

# Hard IP Worksheet

The Hard IP power worksheet estimates the total dynamic power as a sum of the dynamic power contributed by the various interfacing IP in the Speedster7t FPGA and their percentage of utilization. The total dynamic power is further broken down to provide the power consumed by each power supply of the associated hard IP and the corresponding current value.

				Hard IP Po	wer					
Device Utilization:					Dynamic Power S	ummary	Supply	Level (V)	Current (A)	Power (W)
Device:	AC7t1500				Hard IP Power (W):	0.000	DDR_S0_VDDQ	1.20	0.000	0.000
					% of Total Dynamic:	0.00%				
							Supply	Level (V)	Current (A)	Power (W)
		Share	d Lanes	0015		cooper of the line	GDDR6_[E/W]_VDDR	0.85	0.000	0.000
	Ethernet	Ethernet Shared	PCIe x8 Shared	PCI Express x16	DDR4 Controller	GDDR6 Controller	GDDR6_[E/W]_VDDA		0.000	0.000
Available:	8 Lanes	8 Lanes	1	1	1	8	GDDR6_[E/W]_VDDIC		0.000	0.000
Used:	0 Lanes	0 Lanes	0	0	0	0	GDDR6_[E/W]_VDDP		0.000	0.000
	0%	0%	0%	0%	0%	0%				
_		•					Supply	Level (V)	Current (A)	Power (W)
Power (W):	0.000	0.000	0.000	0.000	0.000	0.000	VCC	0.85	0.000	0.000
Populate SerDes										
Function	IP	Instance Count	Lanes/Data Width	Mode / Frequency	Power (W)					
Function	IP	Instance Count	Lanes/Data Width	Mode / Frequency	Power (W)					
Function	IP	Instance Count	Lanes/Data Width	Mode / Frequency						
Function	IP	Instance Count	Lanes/Data Width	Mode / Frequency	0.000					
Function	IP	Instance Count	Lanes/Data Width	Mode / Frequency	0.000					
Function	ĮΡ	Instance Count	Lanes/Data Width	Mode / Frequency	0.000 0.000 0.000 0.000 0.000					
Function	IP	Instance Count	Lanes/Data Width	Mode / Frequency	0.000 0.000 0.000 0.000					

Figure 18: Hard IP Power Worksheet

### Shared Lanes

The shared lanes column in the Hard IP worksheet denotes the second Ethernet IP and the PCIe ×8 interface that share the eight SerDes Lanes. These eight SerDes lanes can be used for any one of these interfaces at any given time. Hence, if the shared Ethernet IP is used, the PCIe ×8 utilization is automatically set to unavailable and vice versa.

# Populate SerDes

When the different IP interfaces and configurations are entered, clicking the **Populate SerDes** button autopopulates the Hard IP SerDes section in the SerDes worksheet if any Ethernet or PCIe interfaces are used. If any of the these entries are modified in the Hard IP worksheet, clicking this button again updates the corresponding entries in the SerDes worksheet.

The following input fields are required to be entered for each individual IP configuration used in the device.

### Table 12: Hard IP Worksheet Fields

Input Parameter	Description				
Input fields					
Function	Description of the functionality/module associated with each IP. This entry is optional.				
IP	Selection to choose from a list of IP supported in the device.				
Instance Count	Input field to indicate the number of the IP instances used.				
Lanes/Data Width	Drop-down menu to choose the number of data lanes or data width for each IP. The drop-down option in this field varies for each IP selection.				
Mode/Frequency	Drop-down menu to select the mode or operating frequency associated with each IP. The available options vary for each IP.				
Calculated Fields					
Power (W)	Calculated dynamic power based on the input parameters specified.				

# **Revision History**

Version	Date	Description
1.0	13 Apr 2020	Initial Achronix release.
1.1	22 Oct 2021	<ul><li>Updated power numbers for all fabric resources and Hard IPs.</li><li>Updated features to include Summary sheet and utilization import export options.</li></ul>